- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970 (Advanced Micro Devices, Inc.) PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號： | AM79C970 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線 |
| 文件頁數(shù)： | 88/168頁 |
| 文件大?。?/td> | 943K |
| 代理商： | AM79C970 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
P R E L I M I N A R Y
AMD
1-955
Am79C970
initialization
completed.
INIT is set by writing a “1”. Writing
a “0” has no effect. INIT is cleared
by H_RESET, S_RESET or by
setting the STOP bit.
sequence
has
CSR1: IADR[15:0]
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Lower 16 bits of the address of
the Initialization Block. Bit loca-
tions 1 and 0 must both be ZERO
to align the initialization block to a
double-word boundary, regard-
less of the value of SSIZE32
(BCR20/CSR58, bit 8).
This register is aliased with
CSR16.
Read/Write
accessible
when the STOP bit in CSR0 is
set. Unaffected by H_RESET or
S_RESET or by setting the
STOP bit.
15–0 IADR[15:0]
only
CSR2: IADR[31:16]
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
IADR[31:24] If SSIZE32 is set (BCR20, bit 8),
then the IADR[31:24] bits will be
used strictly as the upper 8 bits of
the initialization block address.
However, if SSIZE32 is reset
(BCR20,
IADR[31:24] bits will be used to
generate the upper 8 bits of all
bus mastering addresses, as re-
quired for a 32 bit address bus.
Note that the 16-bit software
structures specified by the
SSIZE32=0 setting will yield only
24 bits of address for PCnet-PCI
bus master accesses, while the
32-bit hardware for which the
PCnet-PCI controller is intended
will require 32 bits of address.
Therefore,
SSIZE32=0, the IADR[31:24] bits
will be appended to the 24-bit in-
itialization address, to each
24-bit descriptor base address
and to each beginning 24-bit
buffer address in order to form
complete 32-bit addresses. The
upper 8 bits that exist in the de-
scriptor address registers and
15–8
bit
8),
then
the
whenever
the buffer address registers
which are stored on board the
PCnet-PCI controller will be
overwritten with the IADR[31:24]
value, so that CSR accesses to
these registers will show the 32
bit address that includes the ap-
pended field.
If SSIZE32=1, then software will
provide 32-bit pointer values for
all of the shared software struc-
tures – i.e. descriptor bases and
buffer addresses, and therefore,
IADR[31:24] will not be written to
the upper 8 bits of any of these
resources, but it will be used as
the upper 8 bits of the initializa-
tion address.
This register is aliased with
CSR17.
Read/Write
accessible
when the STOP bit in CSR0 is
set. Unaffected by H_RESET,
S_RESET or by setting the
STOP bit.
Bits 23 through 16 of the address
of the Initialization Block. When-
ever this register is written,
CSR17 is updated with CSR2’s
contents.
Read/Write
accessible
when the STOP bit in CSR0 is
set. Unaffected by H_RESET,
S_RESET or by setting the
STOP bit.
only
7–0 IADR[23:16]
only
CSR3: Interrupt Masks and Deferral Control
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Reserved location. Read and
written as ZERO.
Babble Mask. If BABLM is set,
the BABL bit in CSR0 will be
masked and unable to set INTR
flag in CSR0.
Read/Write accessible always.
BABLM is cleared by H_RESET
or S_RESET and is not affected
by STOP.
Reserved location. Read and
written as ZERO.
Missed Frame Mask. If MISSM is
set, the MISS bit in CSR0 will be
masked and unable to set INTR
flag in CSR0.
Read/Write accessible always.
MISSM is cleared by H_RESET
15
RES
14
BABLM
13
RES
12
MISSM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。