參數(shù)資料
型號(hào)： AM79C970
廠商： Advanced Micro Devices, Inc.
英文描述： PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述： PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁(yè)數(shù)： 86/168頁(yè)
文件大?。?/td> 943K
代理商： AM79C970
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)
P R E L I M I N A R Y
AMD
1-953
Am79C970
longer than the time required to
send the maximum length frame.
BABL will be set if 1519 bytes or
greater are transmitted.
When BABL is set,
INTA
is as-
serted if IENA = 1 and the mask
bit BABLM in CSR3 is clear.
BABL assertion will set the ERR
bit.
BABL is set by the MAC layer and
cleared by writing a “1”. Writing a
“0” has no effect. BABL is cleared
by H_RESET or S_RESET or by
setting the STOP bit.
Collision Error indicates that the
collision inputs to the AUI port
failed to activate within 20 net-
work bit times after the chip ter-
minated
transmission
Test). This feature is a trans-
ceiver test feature.
In 10BASE-T mode, CERR will
be set after a transmission if the
T-MAU is in link fail state.
CERR assertion will not result in
an interrupt being generated.
CERR assertion will set the ERR
bit.
CERR is set by the MAC layer
and cleared by writing a “1”. Writ-
ing a “0” has no effect. CERR is
cleared by H_RESET or S_RE-
SET or by setting the STOP bit.
Missed Frame is set when
PCnet-PCI controller has lost an
incoming receive frame resulting
from a Receive Descriptor not
being available. This bit is the
only immediate indication that re-
ceive data has been lost since
there is no current receive de-
scriptor. Missed Frame Counter
(CSR112) also increments each
time a receive frame is missed.
When MISS is set,
INTA
is as-
serted if IENA = 1 and the mask
bit MISSM in CSR3 is clear.
MISS assertion will set the ERR
bit.
MISS is set by the Buffer Man-
agement Unit and cleared by
writing a “1”. Writing a “0” has no
effect. MISS is cleared by H_RE-
SET or S_RESET or by setting
the STOP bit.
Memory Error is set when PCnet-
PCI controller requests the use of
the system interface bus by as-
serting
REQ
and has not
13
CERR
(SQE
12
MISS
11
MERR
received
GNT
assertion after a
programmable length of time.
The length of time in microsec-
onds before MERR is asserted
will depend upon the setting of
the
Bus
Timeout
(CSR100). The default setting of
CSR100 will give a MERR after
51.2
microseconds
latency.
When MERR is set,
INTA
is as-
serted if IENA = 1 and the mask
bit MERRM in CSR3 is clear.
MERR assertion will set the ERR
bit, regardless of the settings of
IENA and MERRM.
MERR is set by the Bus Interface
Unit and cleared by writing a “1”.
Writing a “0” has no effect. MERR
is
cleared
by
S_RESET or by setting the
STOP bit.
Receive Interrupt. RINT is set by
the Buffer Management Unit of
the PCnet-PCI controller after
the last descriptor of a receive
packet has been updated by writ-
ing a ZERO to the ownership bit.
RINT may also be set when the
first descriptor of a receive pack-
et has been updated by writing a
ZERO to the ownership bit if the
SPRINTEN bit of CSR3 has been
set to a ONE.
When RINT is set,
INTA
is as-
serted if IENA = 1 and the mask
bit RINTM in CSR3 is clear.
RINT is cleared by the host by
writing a “1”. Writing a “0” has no
effect. RINT is cleared by
H_RESET, S_RESET or by set-
ting the STOP bit.
Transmit Interrupt is set after the
OWN bit in the last descriptor of a
transmit frame has been cleared
to indicate the frame has been
sent or an error occurred in the
transmission.
When TINT is set,
INTA
is as-
serted if IENA = 1 and the mask
bit TINTM in CSR3 is clear.
TINT is set by the Buffer Man-
agement Unit and cleared by
writing a “1”. Writing a “0” has no
effect. TINT is cleared by
H_RESET or S_RESET or by
setting the STOP bit.
Initialization Done indicates that
the initialization sequence has
Register
of
bus
H_RESET,
10
RINT
9
TINT
8
IDON
相關(guān)PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*