- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970 (Advanced Micro Devices, Inc.) PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號： | AM79C970 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線 |
| 文件頁數(shù)： | 87/168頁 |
| 文件大小： | 943K |
| 代理商： | AM79C970 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當(dāng)前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
AMD
P R E L I M I N A R Y
1-954
Am79C970
completed. When IDON is set,
PCnet-PCI controller has read
the Initialization block from
memory.
When IDON is set,
INTA
is as-
serted if IENA = 1 and the mask
bit IDONM in CSR3 is clear.
IDON is set by the Buffer Man-
agement Unit after the initializa-
tion block has been read from
memory and cleared by writing a
“1”. Writing a “0” has no effect.
IDON is cleared by H_RESET or
S_RESET or by setting the
STOP bit.
Interrupt Flag indicates that one
or more following interrupt caus-
ing conditions has occurred:
BABL, MISS, MERR, MPCO,
RCVCCO, RINT, RPCO, TINT,
IDON, JAB or TXSTRT; and its
associated mask bit is clear. If
IENA = 1 and INTR is set,
INTA
will be active.
INTR is read only. INTR is
cleared by H_RESET, S_RE-
SET, setting the STOP bit or by
clearing all of the active individ-
ual interrupt bits that have not
been masked out.
Interrupt Enable allows
INTA
to
be active if the Interrupt Flag is
set. If IENA = 0 then
INTA
will be
disabled regardless of the state
of INTR.
IENA is set by writing a “1” and
cleared by writing a “0”. IENA is
cleared by H_RESET or S_RE-
SET or by setting the STOP bit.
Receive On indicates that the
Receive function is enabled.
RXON is set if DRX = 0 in
CSR15[1] after the START bit is
set. If INIT and START are set to-
gether, RXON will not be set until
after the initialization block has
been read in.
RXON is read only. RXON is
cleared
by
S_RESET or by setting the
STOP bit.
Transmit On indicates that the
Transmit function is enabled.
TXON is set if DTX = 0 in
CSR15[1] after the START bit is
set. If INIT and START are set to-
gether, TXON will not be set until
after the initialization block has
been read in.
7
INTR
6
IENA
5
RXON
H_RESET
or
4
TXON
TXON is read only. TXON is
cleared
by
S_RESET or by setting the
STOP bit.
Transmit Demand, when set,
causes the Buffer Management
Unit to access the Transmit De-
scriptor Ring without waiting for
the poll-time counter to elapse. If
TXON is not enabled, TDMD bit
will be reset and no Transmit De-
scriptor Ring access will occur.
TDMD is required to be set if the
DPOLL bit in CSR4 is set; setting
TDMD while DPOLL = 0 merely
hastens the PCnet-PCI control-
ler’s response to a Transmit De-
scriptor Ring Entry.
TDMD is set by writing a “1”. Writ-
ing a “0” has no effect. TDMD will
be cleared by the Buffer Manage-
ment Unit when it fetches a
Transmit Descriptor. TDMD is
cleared by H_RESET or S_RE-
SET and setting the STOP bit.
STOP assertion disables the chip
from all DMA activity. The chip
remains inactive until either
STRT or INIT are set. If STOP,
STRT and INIT are all set to-
gether, STOP will override STRT
and INIT.
STOP is set by writing a “1”, by
H_RESET or S_RESET. Writing
a “0” has no effect. STOP is
cleared by setting either STRT or
INIT.
STRT assertion enables PCnet-
PCI controller to send and re-
ceive frames, and perform buffer
management operations. Setting
STRT clears the STOP bit. If
STRT and INIT are set together,
PCnet-PCI controller initializa-
tion will be performed first.
STRT is set by writing a “1”. Writ-
ing a “0” has no effect. STRT is
cleared by H_RESET, S_RESET
or by setting the STOP bit.
INIT assertion enables PCnet-
PCI controller to begin the initiali-
zation procedure which reads in
the initialization block from mem-
ory. Setting INIT clears the STOP
bit. If STRT and INIT are set to-
gether, PCnet-PCI controller in-
itialization will be performed first.
INIT is not cleared when the
H_RESET
or
3
2
STOP
1
STRT
0
INIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。