參數(shù)資料
型號： DS33ZH11+
廠商： Maxim Integrated Products
文件頁數(shù)： 88/172頁
文件大?。?/td> 0K
描述： IC MAPPER ETHERNET 100CSBGA
產品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 7
應用： 數(shù)據傳輸
接口： 串行
電源電壓： 1.8V，2.5V，3.3V
封裝/外殼： 100-LFBGA，CSPBGA
供應商設備封裝： 100-CSBGA（10x10）
包裝： 托盤
安裝類型： 表面貼裝
DS33Z11 Ethernet Mapper
22 of 172
NAME
PIN #
DS33Z11
CSBGA
(169)
PIN #
DS33ZH1
1
BGA(100)
TYPE
FUNCTION
D6
C5
—
IOZ
Data Bit 6: Bidirectional data bit 6 of the microprocessor
interface. Not driven when
CS = 1 or RST = 0.
D7
C6
—
IOZ
Data Bit 7: Bidirectional data bit 7 of the microprocessor
interface. Most Significant Bit.
CS = 1 or RST = 0.
SPI_CS
B8
B5
O
Active-Low SPI Chip Select: Provides the chip select to
the external EEPROM, when the SPI port is in master
mode.
CKPHA
F6
—
I
SPI Clock Phase: MISO is sampled on the falling edge
when CKPHA is set high, and on the rising edge when set
low.
MOSI is updated on the rising edge when CKPHA is set
high, and on the falling edge when set low.
CS
C1
—
I
Active-Low Chip Select: This pin must be taken low for
read/write operations. When
CS is high, the RD/DS and
WR signals are ignored.
RD/DS
E1
—
I
Active-Low Read-Data Strobe (Intel Mode): The
DS33Z11 drives the data bus (D0-D7) with the contents of
the addressed register while
RD and CS are both low.
Active-Low Data Strobe (Motorola Mode): Used to latch
data through the microprocessor interface.
DS must be
low during read and write operations.
WR/RW
E2
—
I
Active-Low Write (Intel Mode): The DS33Z11 captures
the contents of the data bus (D0-D7) on the rising edge of
WR and writes them to the addressed register location.
CS must be held low during write operations.
Read Write (Motorola Mode): Used to indicate read or
write operation. R
W must be set high for a register read
cycle and low for a register write cycle.
INT
F3
—
OZ
Active-Low Interrupt Output: Outputs a logic zero when
an unmasked interrupt event is detected.
INT is
deasserted when all interrupts have been acknowledged
and serviced. Inactive state is programmable in register
RST
D8
C1
I
Active-Low Reset: An active low signal on this pin resets
the internal registers and logic. This pin should remain low
until power, SYSCLKI, RX_CLK, and TX_CLK are stable,
then set high for normal operation. In DCE and RMII
modes, the REF_CLK input must also have a stable clock
input before setting RST high for normal operation. This
input requires a clean edge with a rise time of 25ns or less
to properly reset the device.
相關PDF資料
PDF描述
DS34C87TN/NOPB IC LINE DRIVER QUAD CMOS 16-DIP
DS34LV87TMX/NOPB IC LINE DVR QUAD CMOS DIF 16SOIC
DS34S132GN+ IC TDM OVER PACKET 676-BGA
DS34T102GN+ IC TDM OVER PACKET 484TEBGA
DS3501U+H IC POT NV 128POS HV 10-USOP
相關代理商/技術參數(shù)
參數(shù)描述
DS33ZH11+ 功能描述:網絡控制器與處理器 IC 10/100 ENETXPORT HMODE MAP IND RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS34 制造商:LUMILEDS 制造商全稱:LUMILEDS 功能描述:power light source Luxeon V Emitter
DS-3400D UK 制造商:TRUST 功能描述:DESKTOP WIRELESS OPTICAL TRUST
DS3404FP000 制造商:Thomas & Betts 功能描述:30A,PLG,3P4W,MG,404,3P480V
DS3404FP000/JG63 制造商:Thomas & Betts 功能描述:30A,CON,3P4W,MG,404,3P480V,JG63,SC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*