參數資料
| 型號： | DS33ZH11+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 97/172頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER ETHERNET 100CSBGA |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 7 |
| 應用： | 數據傳輸 |
| 接口： | 串行 |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應商設備封裝： | 100-CSBGA（10x10） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
DS33Z11 Ethernet Mapper
30 of 172
8.1.1 Read-Write/Data Strobe Modes
The processor interface can operate in either read-write strobe mode or data strobe mode. When MODEC[1:0] =
00 and HWMODE pin = 0 the read-write strobe mode is enabled and a negative pulse on
RD performs a read
cycle, and a negative pulse on
WR performs a write cycle. When MODEC[1:0] pins = 01 and HWMODE pin = 0
the data strobe mode is enabled and a negative pulse on
DS when RW is high performs a read cycle, and a
negative pulse on
DS when RW is low performs a write cycle. The read-write strobe mode is commonly called the
“Intel” mode, and the data strobe mode is commonly called the “Motorola” mode.
8.1.2 Clear on Read
The latched status registers will clear on a read access. It is important to note that in a multi-task software
environment, the user should handle all status conditions of each register at the same time to avoid inadvertently
clearing status conditions. The latched status register bits are carefully designed so that an event occurrence
cannot collide with a user read access.
8.1.3 Interrupt and Pin Modes
The interrupt (
INT) pin is configurable to drive high or float when not active. The INTM bit controls the pin
configuration, when it is set the
INT pin will drive high when not active. After reset, the INT pin is in high-
impedance mode until an interrupt source is active and enabled to drive the interrupt pin.
8.2 SPI Serial EEPROM Interface
The SPI interface is a 4 signal serial interface that allows connection to a serial EEPROM for initialization
information. The DS33Z11 will act as an SPI Master when configured with MODEC[1:0] to read from an external
Serial EEPROM. The reading sequence is commenced upon initial reset or rising edge of the
RST input pin. The
CKPHA pin controls the sampling and update edges of the MISO and MOSI signals. The MISO data can be
sampled on rising or falling edge of SPICK. The MOSI (Master Out Slave In) can be selectively output on the
rising or falling edge of SPICK. The SPICK is generated by the DS33Z11 at a frequency of 8.33 MHz. This
frequency is derived from an external SYSCLKI (100 MHz). The instruction to initiate a read is 0000x011; this is
followed by the address location 0. The
SPI_CS is low till the data addressed (Table 10-1) is read and latched.
The DS33Z11 will provide the starting address (0000000) and the data is sequentially latched till the last data is
read and latched. The MAC specific registers, which are addressed indirectly, are written at the end of the normal
control registers. More details of the programming sequence an functional timing information can be found in
Section 10.3. The indirect registers related to the MAC are programmed using a special command format as
shown in Table 10-2.
相關PDF資料 |
PDF描述 |
|---|---|
| DS34C87TN/NOPB | IC LINE DRIVER QUAD CMOS 16-DIP |
| DS34LV87TMX/NOPB | IC LINE DVR QUAD CMOS DIF 16SOIC |
| DS34S132GN+ | IC TDM OVER PACKET 676-BGA |
| DS34T102GN+ | IC TDM OVER PACKET 484TEBGA |
| DS3501U+H | IC POT NV 128POS HV 10-USOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS33ZH11+ | 功能描述:網絡控制器與處理器 IC 10/100 ENETXPORT HMODE MAP IND RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS34 | 制造商:LUMILEDS 制造商全稱:LUMILEDS 功能描述:power light source Luxeon V Emitter |
| DS-3400D UK | 制造商:TRUST 功能描述:DESKTOP WIRELESS OPTICAL TRUST |
| DS3404FP000 | 制造商:Thomas & Betts 功能描述:30A,PLG,3P4W,MG,404,3P480V |
| DS3404FP000/JG63 | 制造商:Thomas & Betts 功能描述:30A,CON,3P4W,MG,404,3P480V,JG63,SC |
發(fā)布緊急采購，3分鐘左右您將得到回復。