參數(shù)資料
型號(hào): FUSION878A
廠商: CONEXANT SYSTEMS
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP128
封裝: PLASTIC, QFP-128
文件頁(yè)數(shù): 147/180頁(yè)
文件大?。?/td> 2067K
代理商: FUSION878A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)當(dāng)前第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
Fusion 878A
2.0 Functional Description
PCI Video Decoder
2.12 DMA Controller
100600B
Conexant
2-45
queued DWORDs. The DMA controller will ignore the FIFO trigger point
because it needs to empty the FIFO immediately. Otherwise it may not have a
chance to empty the rest of the FIFOs before it has to relinquish the bus. This is
not a concern in the packed mode because all three FIFOs are treated as one large
FIFO.
When the PCI target detects a parity error while the PCI initiator is reading the
instruction data, the DMA controller immediately stops burst data writes and
RISC instruction reads. This condition also causes an interrupt.
2.12.6 FIFO Overrun Conditions
There are cases where the Fusion 878A PCI initiator cannot gain control of the
PCI bus, and the DMA controller is not able to execute the necessary WRITE
instructions. Instead of writing data to the bus, the DMA controller reads data out
of the FIFO and discards the data. To the FIFO, it appears as if the DMA
controller is outputting to the bus. This allows the FIFO overruns to be handled
gracefully, with minimal loss of data. The Fusion 878A is not required to abort a
whole scan during FIFO overruns. The DMA controller keeps track of the data to
the nearest byte, and is able to deliver the rest of the scan line in case the FIFO
overrun condition is cleared.
The Fusion 878A DMA controller normally monitors the FIFO Full (FFULL)
counters to determine how full the FIFOs are. However, before the DMA
controller begins a burst write operation to process a WRITE instruction, it is
desirable to have some headroom in the FIFO allowing for more data to enter
while the PCI initiator is waiting for the target to respond. Hence, the Fusion
878A monitors the FIFO Almost Full (FAFULL) counters. The difference
between FFULL and FAFULL provides the necessary headroom to handle target
latency.
Before the DMA controller executes the address phase of a PCI write
transaction to process a WRITE instruction, the FIFO count value must be below
the FAFULL level. At all other times, the FIFOs must be maintained below the
FFULL level. The FIFO counters for all three FIFOs are monitored for full/almost
full conditions in both planar and packed modes.
Once the DMA controller begins the PCI bus transaction, it has committed to
a target DMA start address. If the FIFO overflows while it is waiting for the target
to respond, the initiator must terminate the transaction just after the target
responds. This is because the DMA controller has to start discarding the FIFO
data, since the target pointer and the data are out of sync. This terminating
condition will be communicated to the Fusion 878A device driver by setting an
interrupt bit that indicates interfacing to unreasonably slow targets (FBUS).
If an instruction is exhausted while the FIFO is in an overrun condition, the
Fusion 878A DMA controller will continue discarding the FIFO data during the
next pre-fetched instruction as well. If the DMA controller runs out of RISC
instructions and the FIFO continues to fill up, then PCI bus access is still denied.
The DMA controller continues discarding FIFO data for the remainder of that
scan line. Once the Fusion 878A DMA controller detects the EOL control bits
from the FIFO, it will attempt to gain access to the PCI bus and resynchronize
itself with the RISC instruction EOL status bits. However, if the DMA controller
is not successful in getting control of the bus, it will keep track of the number of
scan lines discarded out of the FIFO and will resynchronize itself with the RISC
program based on the number of EOL control signals detected.
相關(guān)PDF資料
PDF描述
FVXO-HC53BR-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-HC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 180 MHz, HCMOS OUTPUT
FVXO-HC73B-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-LC52BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
FVXO-LC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FUSZ03 制造商:Honeywell Sensing and Control 功能描述:
FUTURE 1AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2C PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 3D PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: