- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375989 > FW82801E (Intel Corp.) Intel 82801E Communications I/O Controller Hub (C-ICH) PDF資料下載
參數(shù)資料
| 型號(hào)： | FW82801E |
| 廠商： | Intel Corp. |
| 英文描述： | Intel 82801E Communications I/O Controller Hub (C-ICH) |
| 中文描述： | 英特爾82801E通訊I / O控制器集線器（丙，出血） |
| 文件頁數(shù)： | 28/84頁 |
| 文件大?。?/td> | 1196K |
| 代理商： | FW82801E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
Intel
82801E C-ICH
28
Advance Information Datasheet
GPIO[24]
I/O
Can be input or output. Main power well.
GPIO[25]
I/O
Can be input or output. Main power well. Not Muxed.
GPIO[26]
I/O
Not implemented.
GPIO[28:27]
I/O
Can be input or output. Main power well. Unmuxed.
GPIO[31:29]
O
Not implemented.
HL[11:0]
I/O
Hub Interface Signals
HL_STB
I/O
Hub Interface Strobe:
One of two differential strobe signals used to transmit
and receive data through the hub interface.
HL_STB#
I/O
Hub Interface Strobe Complement:
Second of the two differential strobe
signals.
HLCOMP
I/O
Hub Interface Compensation:
Used for hub interface buffer compensation.
HUBREF
0.9 V reference for the hub interface.
IGNNE#
O
Ignore Numeric Error:
This signal is connected to the ignore error pin on the
processor. IGNNE# is only used if the 82801E C-ICH coprocessor error
reporting function is enabled in the General Control Register (Device
31:Function 0, Offset D0, bit 13). When FERR# is active, indicating a
coprocessor error, a write to the Coprocessor Error Register (F0h) causes the
IGNNE# to be asserted. IGNNE# remains asserted until FERR# is negated. If
FERR# is not asserted when the Coprocessor Error Register is written, the
IGNNE# signal is not asserted.
Speed Strap:
During the reset sequence, 82801E C-ICH drives IGNNE# high
if the corresponding bit is set in the FREQ_STRP register.
INIT#
O
Initialization:
INIT# is asserted by the 82801E C-ICH for 16 PCI clocks to
reset the processor. 82801E C-ICH can be configured to support processor
BIST. In that case, INIT# will be active when PCIRST# is active.
INTR
O
Processor Interrupt:
INTR is asserted by the 82801E C-ICH to signal the
processor that an interrupt request is pending and needs to be serviced. It is
an asynchronous output and normally driven low.
Speed Strap:
During the reset sequence, 82801E C-ICH drives INTR high if
the corresponding bit is set in the FREQ_STRP register.
INTRUDER#
I
Intruder Detect:
This signal can be set to disable system if box detected
open. This signal’s status is readable, so it can be used like a GPI if the
Intruder Detection is not needed.
IRDY#
I/O
Initiator Ready:
IRDY# indicates the 82801E C-ICH's ability, as an Initiator,
to complete the current data phase of the transaction. It is used in conjunction
with TRDY#. A data phase is completed on any clock both IRDY# and TRDY#
are sampled asserted. During a write, IRDY# indicates the 82801E C-ICH has
valid data present on AD[31:0]. During a read, it indicates the 82801E C-ICH
is prepared to latch data. IRDY# is an input to the 82801E C-ICH when the
82801E C-ICH is the Target and an output from the 82801E C-ICH when the
82801E C-ICH is an Initiator. IRDY# remains tri-stated by the 82801E C-ICH
until driven by an Initiator.
IRQ[14:15]
I
Interrupt Request 14:15:
These interrupt inputs are connected to the IDE
drives. IRQ14 is used by the drives connected to the primary controller and
IRQ15 is used by the drives connected to the secondary controller.
LAD[3:0]
/FWH[3:0]
I/O
LPC Multiplexed Command, Address, Data:
Internal pull-ups are provided.
LAN0_CLK
LAN1_CLK
I
LAN Interface Clock:
This signal is driven by the LAN Connect component.
The frequency range is 0.8 MHz to 50 MHz.
LAN0_RSTSYNC
LAN1_RSTSYNC
O
LAN Reset/Sync:
The LAN Connect component’s Reset and Sync signals
are multiplexed onto this pin.
Table 6. 82801E C-ICH Signal Description (Sheet 4 of 11)
Signal
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FWB150 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
| FWB151 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
| FWB1510 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
| FWB152 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
| FWB154 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW82801E S L5AW | 制造商:Intel 功能描述:I/O Controller Phase Controller 421-Pin BGA |
| FW82801EB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| FW82801EB S L6TN | 制造商:Intel 功能描述:CONTROLLER: IO CONTROLLER |
| FW82801EB S L73Z | 制造商:Intel 功能描述:I/O Controller Phase Controller 460-Pin BGA |
| FW82801ER | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。