參數(shù)資料
型號: FW82801E
廠商: Intel Corp.
英文描述: Intel 82801E Communications I/O Controller Hub (C-ICH)
中文描述: 英特爾82801E通訊I / O控制器集線器(丙,出血)
文件頁數(shù): 53/84頁
文件大?。?/td> 1196K
代理商: FW82801E
Intel
82801E C-ICH
Advance Information Datasheet
53
3.4.4
Output and I/O Signals Planes and States
Table 32 shows the power plane associated with the output and I/O signals, as well as the state at
various times. Within the table, the following terms are used:
“High-Z”
Tri-state. 82801E C-ICH not driving the signal high or low.
“High”
The 82801E C-ICH is driving the signal to a logic ‘1’.
“Low”
The 82801E C-ICH is driving the signal to a logic ‘0’.
“Defined”
The signal is driven to a level that is defined by the function (will be high or low).
“Undefined”
The 82801E C-ICH is driving the signal, but the value is indeterminate.
“Running”
The clock is toggling or signal is transitioning because function not stopping.
“Off”
The power plane is off; the 82801E C-ICH is not driving.
Table 32. Power Plane and States for Output and I/O Signals (Sheet 1 of 3)
Signal Name
Power Plane
Reset Signal
During Reset
Immediately
after Reset
PCI Bus
AD[31:0]
Main I/O
PCIRST#
High-Z
Undefined
C/BE#[3:0]
Main I/O
PCIRST#
High-Z
Undefined
DEVSEL#
Main I/O
PCIRST#
High-Z
High-Z
FRAME#
Main I/O
PCIRST#
High-Z
High-Z
GNT[3:0]#, GNT[5]#
Main I/O
PCIRST#
High
High
GNT[A:B]#
Main I/O
PCIRST#
High-Z
High
IRDY#, TRDY#
Main I/O
PCIRST#
High-Z
High-Z
PAR
Main I/O
PCIRST#
High-Z
Undefined
PCIRST#
Main I/O
RSMRST#
Low
High
PERR#
Main I/O
PCIRST#
High-Z
High-Z
PLOCK#
Main I/O
PCIRST#
High-Z
High-Z
STOP#
Main I/O
PCIRST#
High-Z
High-Z
LPC Interface
LAD[3:0]
Main I/O
PCIRST#
High
High
LFRAME#
Main I/O
PCIRST#
High
High
LAN Connect and EEPROM Interface
EE0_CS, EE1_CS
LAN I/O
RSM_PWROK
Low
Running
NOTES:
1. The 82801E C-ICH sets these signals at reset for processor frequency strap.
2. I GPIO[18] will toggle at a frequency of approximately 1 Hz when the 82801E C-ICH comes out of reset
3. CPUPWRGD is an open-drain output that represents a logical AND of the VRMPWRGD and PWROK
signals and, thus, are driven low by 82801E C-ICH when either VRMPWRGD or PWROK are inactive.
During boot, or during a hard reset with power cycling, CPUPWRGD will be expected to transition from low
to High-Z.
4. GPIO[24:25, 27:28]: These signals remain tri-stated for up to 110 ms after RSMRST# deassertion. At this
point, they will be driven to their default (High) state.
相關(guān)PDF資料
PDF描述
FWB150 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS
FWB151 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS
FWB1510 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS
FWB152 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS
FWB154 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82801E S L5AW 制造商:Intel 功能描述:I/O Controller Phase Controller 421-Pin BGA
FW82801EB 制造商:Rochester Electronics LLC 功能描述:- Bulk
FW82801EB S L6TN 制造商:Intel 功能描述:CONTROLLER: IO CONTROLLER
FW82801EB S L73Z 制造商:Intel 功能描述:I/O Controller Phase Controller 460-Pin BGA
FW82801ER 制造商:Rochester Electronics LLC 功能描述:- Bulk