- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67723 > ISP1564ET,551 (ST-ERICSSON) PCI BUS CONTROLLER, PBGA100 PDF資料下載
參數(shù)資料
| 型號： | ISP1564ET,551 |
| 廠商： | ST-ERICSSON |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA100 |
| 封裝： | 9 X 9 MM, 0.70 MM HEIGHT, 0.80 MM PITCH, PLASTIC, SOT926-1, TFBGA-100 |
| 文件頁數(shù)： | 75/99頁 |
| 文件大小： | 493K |
| 代理商： | ISP1564ET,551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當(dāng)前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
ISP1564_2
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 — 13 November 2008
76 of 98
NXP Semiconductors
ISP1564
HS USB PCI host controller
[1]
These elds read logic 0, if the PP bit is logic 0.
11.4 Miscellaneous registers
The ISP1564 employs mechanisms to improve throughput in USB transfers. In certain
system in which PCI throughput is low, however, these mechanisms may fail. The system
tuning register provide a mean to disable these mechanisms using software. For bit
allocation of the register, see Table 116.
3
PEDC
Port Enable/Disable Change: Logic 1 means the port enabled or disabled status has changed.
Logic 0 means no change. Default = 0. For the root hub, this bit is set only when a port is
disabled because of the appropriate conditions existing at the EOF2 point. For denition of port
error, refer to Chapter 11 of
Universal Serial Bus Specication Rev. 2.0. Software clears this bit
by setting it.[1]
2
PED
Port Enabled/Disabled: Logic 1 means enable. Logic 0 means disable. Default = 0. Ports can
only be enabled by the host controller as a part of the reset and enable sequence. Software
cannot enable a port by writing logic 1 to this eld. The host controller will only set this bit when
the reset sequence determines that the attached device is a high-speed device. Ports can be
disabled by either a fault condition or by host software. The bit status does not change until the
port state has changed. There may be a delay in disabling or enabling a port because of other
host controller and bus events. When the port is disabled, downstream propagation of data is
blocked on this port, except for reset.[1]
1
ECSC
Connect Status Change: Logic 1 means change in ECCS. Logic 0 means no change.
Default = 0. This bit indicates a change has occurred in the ECCS of the port. The host
controller sets this bit for all changes to the port device connect status, even if the system
software has not cleared an existing connect status change. For example, the insertion status
changes two times before the system software has cleared the changed condition, hub
hardware will be setting an already-set bit, that is, the bit will remain set. Software clears this bit
by writing logic 1 to it.[1]
0
ECCS
Current Connect Status: Logic 1 indicates a device is present on the port. Logic 0 indicates no
device is present. Default = 0. This value reects the current state of the port and may not
directly correspond to the event that caused the ECSC bit to be set.[1]
Table 115. PORTSC 1, 2 - Port Status and Control 1, 2 register bit description …continued
Address: Content of the base address register + 64h + (4
× Port Number 1) where Port Number is 1, 2
Bit
Symbol
Description
Table 116. System Tuning register bit allocation
Address: Content of the base address register + 6Ch
Bit
31
30
29
28
27
26
25
24
Symbol
reserved[1]
Reset
00000000
Access
R/W
Bit
23
22
21
20
19
18
17
16
Symbol
reserved[1]
Reset
00000000
Access
R/W
Bit
15
14
13
12
11
10
9
8
Symbol
reserved[1]
Reset
00000000
Access
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1582BS,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
| ISP1583ET1,118 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| ISP1583BS,551 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC64 |
| ISP1583ET2 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| ISP1761ET,518 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1564ETGA | 功能描述:IC USB PCI HOST CTRLR 100-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISP1564ET-S | 功能描述:外圍驅(qū)動器與原件 - PCI USB 2.0 2PORT PCI HOST CONTROL RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| ISP1564ET-T | 功能描述:外圍驅(qū)動器與原件 - PCI USB 2.0 2PORT PCI HOST CONTROL RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| ISP1564ETUM | 功能描述:IC USB PCI HOST CTRLR 100-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISP1564HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。