參數(shù)資料
型號(hào): K4B4G0846B-MCF80
元件分類: DRAM
英文描述: 512M X 8 DDR DRAM, 0.3 ns, PBGA78
封裝: HALOGEN FREE AND ROHS COMPLIANT, FBGA-78
文件頁(yè)數(shù): 36/59頁(yè)
文件大?。?/td> 1079K
代理商: K4B4G0846B-MCF80
Page 41 of 59
Rev. 1.0 March 2009
DDP 4Gb DDR3 SDRAM
K4B4G0446B
K4B4G0846B
[ Table 45 ] DDR3-1333 Speed Bins
Speed
DDR3-1333
Units
Note
CL-nRCD-nRP
9 -9 - 9
Parameter
Symbol
min
max
Intermal read command to first data
tAA
13.5
(13.125)5,9
20
ns
ACT to internal read or write delay time
tRCD
13.5
(13.125)5,9
-
ns
PRE command period
tRP
13.5
(13.125)5,9
-
ns
ACT to ACT or REF command period
tRC
49.5
(49.125)5,9
-
ns
ACT to PRE command period
tRAS
36
9*tREFI
ns
8
CL = 6
CWL = 5
tCK(AVG)
2.5
3.3
ns
1,2,3,7
CWL = 6
tCK(AVG)
Reserved
ns
1,2,3,4,7
CWL = 7
tCK(AVG)
Reserved
ns
4
CL = 7
CWL = 5
tCK(AVG)
Reserved
ns
4
CWL = 6
tCK(AVG)
1.875
<2.5
ns
1,2,3,4,7
(Optional) Note 5,9
CWL = 7
tCK(AVG)
Reserved
ns
1,2,3,4,
CL = 8
CWL = 5
tCK(AVG)
Reserved
ns
4
CWL = 6
tCK(AVG)
1.875
<2.5
ns
1,2,3,7
CWL = 7
tCK(AVG)
Reserved
ns
1,2,3,4,
CL = 9
CWL = 5,6
tCK(AVG)
Reserved
ns
4
CWL = 7
tCK(AVG)
1.5
<1.875
ns
1,2,3,4
CL = 10
CWL = 5,6
tCK(AVG)
Reserved
ns
4
CWL = 7
tCK(AVG)
1.5
<1.875
ns
1,2,3
(Optional)
ns
5
Supported CL Settings
6,7,8,9
nCK
Supported CWL Settings
5,6,7
nCK
相關(guān)PDF資料
PDF描述
K4E640411D-TC500 16M X 4 EDO DRAM, 50 ns, PDSO32
K4F640411C-TC500 16M X 4 FAST PAGE DRAM, 50 ns, PDSO32
K4F640412C-JC450 16M X 4 FAST PAGE DRAM, 45 ns, PDSO32
K4T1G044QC-ZCLE6 256M X 4 DDR DRAM, 0.45 ns, PBGA60
K4T56163QI-ZLD50 16M X 16 SYNCHRONOUS DRAM, 0.5 ns, PBGA84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4B4G0846B-MCH9 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDP 4Gb B-die DDR3 SDRAM Specification
K4B4G0846D-BCK0000 制造商:Samsung Semiconductor 功能描述:
K4B4G1646B-HCH9000 制造商:Samsung Semiconductor 功能描述:
K4B4G1646B-HCK000 制造商:Samsung Semiconductor 功能描述:
K4B4G1646B-HCK0000 制造商:Samsung 功能描述:DDR SGRAM X16 TSOP2 - Trays