10/31/95
SECTION 1: OVERVIEW
UM Rev 1
MOTOROLA
MC68341 USER'S MANUAL
xxiii
LIST OF ILLUSTRATIONS (Concluded)
Figure
Page
Number
Title
Number
11-12
Signal Width Specifications .......................................................................... 11-8
11-13
Skew between Two Outputs......................................................................... 11-9
11-14
Circuitry for Interfacing 8-Bit Device to 16-Bit Memory
in Single-Address DMA Mode................................................................... 11-10
12-1
Drive Levels and Test Points for AC Specifications ..................................... 12-4
12-2
M68300 Read Cycle Timing Diagram .......................................................... 12-10
12-3
M68300 Write Cycle Timing Diagram .......................................................... 12-11
12-4
68000 Three-Clock Read Cycle Timing Diagram Using Internal DSACK1 .. 12-12
12-5
68000 Three-Clock Write Cycle Timing Diagram Using Internal DSACK1 .. 12-13
12-6
68000 Four-Clock Read Cycle Timing Diagram ........................................... 12-14
12-7
68000 Four-Clock 16-Bit Write Timing Diagram........................................... 12-15
12-8
M68300 Fast Termination Read Cycle Timing Diagram .............................. 12-16
12-9
M68300 Fast Termination Write Cycle Timing Diagram............................... 12-17
12-10
Bus Arbitation Timing—Active Bus Case ..................................................... 12-18
12-11
Bus Arbitration Timing—Idle Bus Case ........................................................ 12-19
12-12
Show Cycle Timing Diagram ........................................................................ 12-19
12-13
IACK Cycle Timing Diagram......................................................................... 12-20
12-14
Background Debug Mode Serial Port Timing ............................................... 12-21
12-15
Background Debug Mode FREEZE Timing ................................................. 12-21
12-16
DMA Signal Timing Diagram ........................................................................ 12-22
12-17
DMA Enhancements Timing Diagram .......................................................... 12-23
12-18
Timer Module Clock Signal Timing Diagram ................................................ 12-24
12-19
Timer Module Signal Timing Diagram .......................................................... 12-25
12-20
Serial Module General Timing Diagram ....................................................... 12-27
12-21
Serial Module Asynchronous Mode Timing (X1) .......................................... 12-27
12-22
Serial Module Asynchronous Mode Timing (SCLK–16X) ............................ 12-28
12-23
Serial Module Synchronous Mode Timing Diagram ..................................... 12-28
12-24
QSPI Timing Master, CPHA 0 ...................................................................... 12-30
12-25
QSPI Timing Master, CPHA 1 ...................................................................... 12-30
12-26
QSPI Timing Slave, CPHA 0 ........................................................................ 12-31
12-27
QSPI Timing Slave, CPHA 1 ........................................................................ 12-31
12-28
Test Clock Input Timing Diagram ................................................................. 12-32
12-29
Boundary Scan Timing Diagram .................................................................. 12-33
12-30
Test Access Port Timing Diagram ................................................................ 12-33
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.