6- 2
MC68341 USER'S MANUAL
MOTOROLA
6.1 DMA MODULE OVERVIEW
The DMA module is the same as the DMA implemented in the MC68340, with three extra
signals added to provide additional handshaking flexibility. Paragraphs 6.1 through 6.9
describe the standard DMA module. The MC68341 additions are described in paragraph
6.10 MC68341 Enhancements.
The main purpose of the DMA controller module is to transfer data at very high rates,
usually much faster than the CPU32 under software control can handle. The term DMA is
used to refer to the ability of a peripheral device to access memory in a system in the same
manner as a microprocessor does. DMA operations can greatly increase overall system
performance.
The DMA module consists of two independent, programmable channels. The term DMA is
used throughout this section to reference either channel 1 or channel 2 since the two are
functionally equivalent. Each channel has independent request, acknowledge, and done
signals. However, both channels cannot own the bus at the same time. Therefore, it is
impossible to implicitly address both DMA channels at the same time. The MC68341 on-
chip peripherals do not support the single-address transfer mode.
DMA requests may be internally generated by the channel or externally generated by a
device. For an internal request, the amount of bus bandwidth allocated for the DMA can be
programmed. The DMA channels support two external request modes: burst mode and
cycle steal mode.
Each DMA channel has a configurable interrupt service mask (ISM) level which causes the
channel to temporarily suspend DMA activity when the CPU interrupt service level exceeds
the ISM value. This feature can be used to minimize the effects of DMA activity or time-
critical interrupt sources.
The DMA controller supports single- and dual-address transfers. In single-address mode, a
channel supports 32 bits of address and 32 bits of data. Only an external request can be
used to start a transfer in the single-address mode. The DMA provides address and control
signals during a single-address transfer. The requesting device either sends or receives
data to or from the specified address (see Figure 6-2). In dual-address mode, a channel
supports 32 bits of address and 32 bits of data. The dual-address transfers can be started
by either the internal request mode or by an external device using the request signal. In this
mode, two bus transfers occur, one from a source device and the other to a destination
device (see Figure 6-3). In dual-address mode, operands are packed or unpacked
according to port sizes and addresses.
Any operation involving the DMA will follow the same basic steps: channel initialization,
data transfer, and channel termination. In the channel initialization step, the DMA channel
registers are loaded with control information, address pointers, and a byte transfer count.
The channel is then started. During the data transfer step, the DMA accepts requests for
operand transfers and provides addressing and bus control for the transfers. The channel
termination step occurs after operation is complete. The channel indicates the status of the
operation in the channel status register.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.