- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69040 > MSX340PB480 (FAIRCHILD SEMICONDUCTOR CORP) DSP-CROSSBAR SWITCH, PBGA480 PDF資料下載
參數(shù)資料
| 型號： | MSX340PB480 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字信號處理外設(shè) |
| 英文描述： | DSP-CROSSBAR SWITCH, PBGA480 |
| 封裝： | 37.50 X 37.50 MM, 1.27 MM PITCH, MO-149, TBGA-480 |
| 文件頁數(shù)： | 3/33頁 |
| 文件大小： | 651K |
| 代理商： | MSX340PB480 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Preliminary
11
www.fairchildsemi.com
MSX340
Introduction (Continued)
I/O Buffer Read Commands (Continued)
Signal
Description
RCA[8]
RCA[8] is set to a one if the I/O buffer is configured in registered mode and is assigned to use Next Neighbor
Clocking. It is zero if Next Neighbor Clocking is disabled. Next Neighbor Clocking allows the I/O buffer to be regis-
tered using the next higher numbered Port number signal as its clock source. For example, Port 100 on the MSX
devices can use the signal from Port 101 for its clock if this mode is enabled. Next Neighbor Clocking will be dis-
abled by default at reset, so RCA[8] will read as a zero.
RCA[8]
Function
0
I/O buffer not using Next Neighbor Clock (default)
1
I/O buffer using Next Neighbor Clock
RCA[9]
RCA[9] is set to a one if the I/O buffer is assigned to use Input Enable 1. It is zero if the I/O buffer is not using Input
Enable 1. All bi-directional I/O buffers must use one of the dedicated input enable pins (IE_0, IE_1, IE_2, or IE_3)
to enable the I/O buffer to drive data into the crosspoint array. As with the dedicated clock pins, each I/O buffer can
access two input enable signals, which will vary depending upon the quadrant of this chip in which the I/O buffer
resides. RCA[9] will read as a zero at reset.
RCA[9]
Function
0
I/O buffer not using Input Enable Source 1 (default)
1
I/O buffer using Input Enable Source 1
RCB[0]
RCB[0] is set to a one if the I/O buffer is assigned to use Input Enable 2. It is zero if the I/O buffer is not using Input
Enable 2. RCB[0] will read as a zero at reset.
RCB[0]
Function
0
I/O buffer not using Input Enable Source 2 (default)
1
I/O buffer using Input Enable Source 2
RCB[1]
RCB[1] is set to a one if the I/O buffer is assigned to use Output Enable 1. It is zero if the I/O buffer is not using
Output Enable 1. All bi-directional I/O buffers must use one of the dedicated output enable pins (OE_0, OE_1,
OE_2, or OE_3) to enable the I/O buffer to drive the pin of the device. As with the dedicated clock pins, each I/O
buffer can access two output enable signals, which will vary depending upon the quadrant of the chip in which the
I/O buffer resides. RCB[1] will read as a zero at reset.
RCB[1]
Function
0
I/O buffer not using Output Enable Source 1 (default)
1
I/O buffer using Output Enable Source 1
RCB[2]
RCB[2] is set to a one if the I/O buffer is assigned to use Output Enable 2. It is zero if the I/O buffer is not using
Output Enable 2. RCB[2] will read as a zero at reset.
RCB[2]
Function
0
I/O buffer not using Output Enable Source 2 (default)
1
I/O buffer using Output Enable Source 2
RCB[6:3] RCB[6:3] are reserved.
RCB[7]
RCB[7] is set to a one if the I/O buffer is configured as an inverted output. It is zero if the I/O buffer is not config-
ured as an inverted output. The output of any I/O buffer may be inverted so long as it is not a registered output or
running in Bus Repeater Mode. RCB[7] will read as a zero at reset.
RCB[7]
Function
0
I/O buffer not configured as inverted output (default)
1
I/O buffer configured as inverted output
RCB[8]
RCB[8] is set to a one if the I/O buffer is configured as a registered input and is using an inverted input clock
source. It is zero if it is not using an inverted input clock. Inputs can use any of the three clock sources described
above and may invert that clock if desired. RCB[8] will read as a zero at reset.
RCB[8]
Function
0
I/O buffer not using inverted clock source in RI mode (default)
1
I/O buffer using inverted clock source in RI mode
RCB[9]
RCB[9] is set to a one if the I/O buffer is configured as a registered output and is using an inverted output clock
source. It is zero if it is not using an inverted output clock. Outputs can use any of the three clock sources
described above and may invert that clock if desired. RCB[9] will read as a zero at reset.
RCB[9]
Function
0
I/O buffer not using inverted clock source in RO mode (default)
1
I/O buffer using inverted clock source in RO mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSX532-TB792 | DSP-CROSSBAR SWITCH, PBGA792 |
| MSX340-PB480 | DSP-CROSSBAR SWITCH, PBGA480 |
| MT5TL8L32T-40IT | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| MT5TL8L32T-50IT | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| MT5TL8L32T-70IT | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSX4541 | 制造商:Cinch Connectors 功能描述: |
| MSX4542 | 制造商:Cinch Connectors 功能描述: |
| MSX-50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Photovoltaic Modules |
| MSX532 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:532 Port Digital Crosspoint Switch with LVTTL I/O’s |
| MSX532 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。