- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367908 > pentium III (Intel Corp.) pentium III Processor for the PGA370 Socket at 500MHz to 933MHz(工作頻率500到933兆赫茲活動帶PGA370插孔奔III處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium III |
| 廠商： | Intel Corp. |
| 英文描述： | pentium III Processor for the PGA370 Socket at 500MHz to 933MHz(工作頻率500到933兆赫茲活動帶PGA370插孔奔III處理器) |
| 中文描述： | 奔騰III處理器在500MHz到933MHz的（工作頻率500到933兆赫茲活動帶PGA370插孔奔三處理器的PGA370插座） |
| 文件頁數(shù)： | 28/78頁 |
| 文件大?。?/td> | 610K |
| 代理商： | PENTIUM III |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
28
Datasheet
Pentium
III Processor for the PGA370 Socket at 500 MHz to 933 MHz
The timings specified in this section should be used in conjunction with the I/O buffer models
provided by Intel. These I/O buffer models, which include package information, are available for
the Pentium
III
processor in the FC-PGA package in Viewlogic* XTK/XNS* model format
(formerly known as QUAD format) as the
Pentium
III
Processor for the PGA370 Socket I/O Buffer
Models, XTK/XNS Format
(Electronic Format).
AGTL+ layout guidelines are also available in the appropriate platform design guide.
Care should be taken to read all notes associated with a particular timing parameter.
2.13.1
I/O Buffer Model
An electronic copy of the I/O Buffer Model for the AGTL+ and CMOS signals is available at
Intel’s Developer’s Website (http://developer.intel.com). The model is for use in single processor
designs and assumes the presence of motherboard R
TT
values as described in
Table 9 on page 27
.
1. Unless otherwise noted, all specifications in this table apply to Pentium III
processors at all frequencies.
2. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 1.25V at the processor pin.
All AGTL+ signal timings (address bus, data bus, etc.) are referenced at 1.00V at the processor pins.
3. N/A
4. The internal core clock frequency is derived from the processor system bus clock. The system bus clock to
core clock ratio is determined during initialization. Individual processors will only operate at their specified
system bus frequency, either 100 MHz or 133 MHz, not both.
Table 11
shows the supported ratios for each
processor.
5. The BCLK period allows a +0.5 ns tolerance for clock driver variation. See the appropriate clock synthesizer/
driver specification for details.
6. Due to the difficulty of accurately measuring clock jitter in a system, it is recommended that a clock driver be
used that is designed to meet the period stability specification into a test load of 10 to 20 pF. This should be
measured on the
rising edges of adjacent BCLKs crossing 1.25V at the processor pin
. The jitter present
must be accounted for as a component of BCLK timing skew between devices.
7. The clock driver’s closed loop jitter bandwidth must be set low to allow any PLL-based device to track the
jitter created by the clock driver. The –20 dB attenuation point, as measured into a 10 to 20 pF load, should
be less than
500 kHz. This specification may be ensured by design characterization and/or measured with a
spectrum analyzer. See the appropriate clock synthesizer/driver specification for details
8. BCLK Rise time is measure between 0.5V–2.0V. BCLK fall time is measured between 2.0V–0.5V.
9. BCLK high time is measured as the period of time above 2.0V. BCLK low time is measured as the period of
time below 0.5V
10.This specification applies to Pentium III
processors operating at a system bus frequency of 100 MHz.
11.This specification applies to Pentium III
processors operating at a system bus frequency of 133 MHz.
12.Not 100% tested. Specified by design characterization as a clock driver requirement.
Table 10. System Bus AC Specifications (Clock)
1, 2, 3
T# Parameter
Min
Nom
Max
Unit
Figure
Notes
System Bus Frequency
100.00
133.33
MHz
4
4
T1: BCLK Period
10.0
7.5
ns
7
4, 5, 10
4, 5, 11
T2: BCLK Period Stability
±250
±250
ps
6, 7, 10
6, 7, 11
T3: BCLK High Time
2.5
1.4
ns
7
9, 10
9, 11
T4: BCLK Low Time
2.4
1.4
ns
7
9, 10
9, 11
T5: BCLK Rise Time
0.4
1.6
ns
7
8, 12
T6: BCLK Fall Time
0.4
1.6
ns
7
8, 12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium II | pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器) |
| PERICOMPI7C8150 | 2-Port PCI-to-PCI Bridge |
| PESDXL2BT | Low capacitance double bidirectional ESD protection diodes in SOT23 |
| PESDXL2UM | LJT 23C 21#20 2#16 PIN RECP |
| PETAM1270BK300R | BRAID SLEEVING 300M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。