![](http://datasheet.mmic.net.cn/260000/pentium-III_datasheet_15937006/pentium-III_7.png)
Datasheet
7
Pentium
III Processor for the PGA370 Socket at 500 MHz to 933 MHz
1.0
Introduction
The Intel
Pentium
III
processor for the PGA370 socket is the next member of the P6 family, in
the Intel IA-32 processor line and hereafter will be referred to as the “Pentium
III
processor”, or
simply “the processor”. The processor uses the same core and offers the same performance as the
Intel
Pentium
III
processor for the SC242 connector, but utilizes a new package technology
called flip-chip pin grid array, or FC-PGA. This package utilizes the same 370-pin zero insertion
force socket (PGA370) used by the Intel
Celeron
TM
processor. Thermal solutions are attached
directly to the back of the processor core package without the use of a thermal plate or heat
spreader.
The Pentium
III
processor, like its predecessors in the P6 family of processors, implements a
Dynamic Execution microarchitecture—a unique combination of multiple branch prediction, data
flow analysis, and speculative execution. This enables these processors to deliver higher
performance than the Intel
Pentium processor, while maintaining binary compatibility with all
previous Intel Architecture processors. The processor also executes Intel
MMX
TM
technology
instructions for enhanced media and communication performance just as it’s predecessor, the
Intel Pentium
III
processor. Additionally, Pentium
III
processor executes Streaming SIMD (single-
instruction, multiple data) Extensions for enhanced floating point and 3-D application
performance. The concept of processor identification, via CPUID, is extended in the processor
family with the addition of a processor serial number. Refer to the
Intel
Processor Serial Number
application note for more detailed information. The processor utilizes multiple low-power states
such as AutoHALT, Stop-Grant, Sleep, and Deep Sleep to conserve power during idle times.
The processor includes an integrated on-die, 256 KB, 8-way set associative level-two (L2) cache.
The L2 cache implements the new Advanced Transfer Cache Architecture with a 256-bit wide bus.
The processor also includes a 16 KB level one (L1) instruction cache and 16 KB L1 data cache.
These cache arrays run at the full speed of the processor core. As with the Intel Pentium
III
processor for the SC242 connector, the Pentium
III
processor for the PGA370 socket has a
dedicated L2 cache bus, thus maintaining the dual independent bus architecture to deliver high bus
bandwidth and performance (see
Figure 1
). Memory is cacheable for 64 GB of addressable
memory space, allowing significant headroom for desktop systems. Refer to the Specification
Update document for this processor to determine the cacheability and cache configuration options
for a specific processor. The Specification Update document can be requested at your nearest Intel
sales office.
The processor utilizes the same multiprocessing system bus technology as the Pentium
II
processor.
This allows for a higher level of performance for both uni-processor and two-way multiprocessor
systems. The system bus uses a variant of GTL+ signaling technology called Assisted Gunning
Transceiver Logic (AGTL+) signaling technology.
Figure 1. Second Level (L2) Cache Implementation
Processor
Core
Tag
L2
Processor
Core
L2
Intel
Pentium
III SECC2 Processor
Intel
Pentium
III FC-PGA Processor