參數(shù)資料
型號(hào): SZF2002HL
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Low voltage 8-bit microcontroller with 6-kbyte embedded RAM
中文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
封裝: 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, SOT-315-1, LQFP-80
文件頁數(shù): 30/76頁
文件大?。?/td> 431K
代理商: SZF2002HL
1998 Aug 26
30
Philips Semiconductors
Product specification
Low voltage 8-bit microcontroller with
6-kbyte embedded RAM
SZF2002
16.1
Serial Control Register (S1CON)
Table 23
Serial Control Register (SFR address D8H)
Table 24
Description of S1CON bits
7
6
5
4
3
2
1
0
CR2
ENS1
STA
STO
SI
AA
CR1
CR0
BIT
SYMBOL
DESCRIPTION
6
ENS1
Enable serial I/O.
When ENS1 = 0, the serial I/O is disabled. SDA and SCL outputs are
in the high-impedance state; P1.6 and P1.7 function as open-drain ports. When
ENS1 = 1, the serial I/O is enabled. Output port latches P1.6 and P1.7 must be set to
logic 1.
START flag.
When this bit is set in Slave mode, the SIO hardware checks the status of
the I
2
C-bus and generates a START condition if the bus is free or after the bus becomes
free. If STA is set while the SIO is in Master mode, SIO will generate a repeated START
condition.
STOP flag.
With this bit set while in Master mode a STOP condition is generated. When
a STOP condition is detected on the I
2
C-bus, the SIO hardware clears the STO flag.
STO may also be set in Slave mode in order to recover from an error condition. In this
case no STOP condition is transmitted to the I
2
C-bus. However, the SIO hardware
behaves as if a STOP condition has been received and releases the SDA and SCL
lines. The SIO then switches to the not addressed Slave receiver mode. The STOP flag
is cleared by the hardware.
SIO interrupt flag.
This flag is set and an interrupt is generated, after any of the
following events occur:
A START condition is generated in Master mode
Own slave address has been received during AA = 1
The general call address has been received while GC (S1ADR.0) = 1 and AA = 1
A data byte has been received or transmitted in Master mode (even if arbitration is lost)
A data byte has been received or transmitted as selected slave
A STOP or START condition is received as selected slave receiver or transmitter.
Assert Acknowledge.
When this bit is set, an acknowledge (LOW level to SDA) is
returned during the acknowledge clock pulse on the SCL line when:
Own slave address is received
General call address is received; GC (S1ADR.0) = 1
A data byte is received while the device is programmed to be a Master receiver
A data byte is received while the device is a selected Slave receiver.
When this bit is reset, no acknowledge is returned. Consequently, no interrupt is
requested when the own slave address or general call address is received.
Clock Rate selection.
These 3 bits determine the serial clock frequency when SIO is in
the Master mode. See Table 25.
5
STA
4
STO
3
SI
2
AA
7
1
0
CR2
CR1
CR0
相關(guān)PDF資料
PDF描述
T1012D STANDARD TRIACS
T1012DH STANDARD TRIACS
T1012M STANDARD TRIACS
T1012MH STANDARD TRIACS
T1012N STANDARD TRIACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SZF-41T-P0.7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Disconnectable Crimp style Wire-to-wire connectors
SZFP6F0A 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:Z Power LED - Super high Flux output and high Luminance
SZG05A0A 功能描述:大功率LED - 單色 Green 525nm 70lm 350mA RoHS:否 制造商:Cree, Inc. 照明顏色:Blue 波長:465 nm 光強(qiáng)度: 光通量/輻射通量:500 mW 正向電流:350 mA 正向電壓:3.1 V 安裝風(fēng)格:SMD/SMT 功率額定值: 系列:XB-D 封裝:Reel
SZG05A0A-1B 制造商:Seoul Semiconductor 功能描述:Z5 Series Green LED 70lm Typical
SZG40237-36RL 制造商:Motorola Inc 功能描述: