- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372405 > SZF2002HL (NXP SEMICONDUCTORS) Low voltage 8-bit microcontroller with 6-kbyte embedded RAM PDF資料下載
參數(shù)資料
| 型號： | SZF2002HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low voltage 8-bit microcontroller with 6-kbyte embedded RAM |
| 中文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, SOT-315-1, LQFP-80 |
| 文件頁數(shù)： | 46/76頁 |
| 文件大小： | 431K |
| 代理商： | SZF2002HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
1998 Aug 26
46
Philips Semiconductors
Product specification
Low voltage 8-bit microcontroller with
6-kbyte embedded RAM
SZF2002
18 INTERRUPT SYSTEM
External events and the real-time-driven on-chip
peripherals require service by the CPU asynchronously to
the execution of any particular section of code. To tie the
asynchronous activities of these functions to normal
program execution a multiple-source, two-priority-level,
nested interrupt system is provided. The SZF2002
acknowledges interrupt requests from fifteen sources as
follows:
INT0 to INT8
Timer 0, Timer 1 and Timer 2
I
2
C-bus serial I/O
UART
ADC.
Each interrupt vectors to a separate location in program
memory for its service routine. Each source can be
individually enabled or disabled by corresponding bits in
the Interrupt Enable Registers (IEN0 and IEN1).
The priority level is selected via the Interrupt Priority
Registers (IP0 and IP1). All enabled sources can be
globally disabled or enabled. Figure 25 shows the interrupt
system.
18.1
External interrupts INT2 to INT8
Port 1 lines serve an alternative purpose as seven
additional interrupts INT2 to INT8. When enabled, each of
these lines (as well as INT0 and INT1) may wake-up the
device from the Power-down mode. Using the Interrupt
Polarity Register (IX1), each pin may be initialized to be
either active HIGH or active LOW. IRQ1 is the Interrupt
Request Flag Register. If the interrupt is enabled, each flag
will be set on an interrupt request but must be cleared by
software, i.e. via the interrupt software or when the
interrupt is disabled.
A low priority interrupt can be interrupted by a high priority
interrupt but not by another low priority interrupt. A high
priority interrupt routine can not be interrupted by any other
interrupt. If two interrupt requests of different priority levels
are received simultaneously, the request having the
highest priority level will be serviced. If interrupt requests
of the same priority level are received simultaneously an
internal polling sequence determines which request is
serviced. Thus within each priority level there is a second
priority structure determined by the polling sequence (see
Fig.25).
Port 1 interrupts are level sensitive. A Port 1 interrupt will
be recognized when a level (longer than 2 machine cycles,
HIGH or LOW, depending on the Interrupt Polarity
Register) on P1.n is made. The interrupt request is not
serviced until the next machine cycle. Figure 26 shows the
external interrupt system.
18.2
Interrupt priority
Each interrupt source can be set to either a high priority or
to a low priority. If interrupts of the same priority are
requested simultaneously, the processor will branch to the
interrupt polled first, according to Table 36.
A low priority interrupt routine can only be interrupted by a
high priority interrupt. A high priority interrupt routine can
not be interrupted.
Table 36 shows the interrupt vectors in order of priority.
The vector indicates the ROM location where the
appropriate interrupt service routine starts.
Table 36
Interrupt vectors
SYMBOL
VECTOR
ADDRESS
(HEX)
SOURCE
X0 (highest)
S1
X5
T0
T2
X6
X1
X2
X7
T1
X3
X8
SO
X4
ADC (lowest)
0003
002B
0053
000B
0033
005B
0013
003B
0063
001B
0043
006B
0023
004B
0073
external interrupt 0
I
2
C-bus port
external interrupt 5
Timer 0
Timer 2
external interrupt 6
external interrupt 1
external interrupt 2
external interrupt 7
Timer 1
external interrupt 3
external interrupt 8
UART
external interrupt 4
ADC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T1012D | STANDARD TRIACS |
| T1012DH | STANDARD TRIACS |
| T1012M | STANDARD TRIACS |
| T1012MH | STANDARD TRIACS |
| T1012N | STANDARD TRIACS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SZF-41T-P0.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Disconnectable Crimp style Wire-to-wire connectors |
| SZFP6F0A | 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:Z Power LED - Super high Flux output and high Luminance |
| SZG05A0A | 功能描述:大功率LED - 單色 Green 525nm 70lm 350mA RoHS:否 制造商:Cree, Inc. 照明顏色:Blue 波長:465 nm 光強度: 光通量/輻射通量:500 mW 正向電流:350 mA 正向電壓:3.1 V 安裝風(fēng)格:SMD/SMT 功率額定值: 系列:XB-D 封裝:Reel |
| SZG05A0A-1B | 制造商:Seoul Semiconductor 功能描述:Z5 Series Green LED 70lm Typical |
| SZG40237-36RL | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。