www.ti.com
8.16 Enhanced Viterbi-Decoder Coprocessor (VCP2)
8.16.1 VCP2 Device-Specific Information
8.16.2 VCP2 Peripheral Register Description(s)
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
The TCI6482 device has a high-performance embedded coprocessor [Viterbi-Decoder Coprocessor
(VCP2) that significantly speeds up channel-decoding operations on-chip. The VCP2 operating at CPU
clock divided-by-4 can decode over 694 7.95-Kbps adaptive multi-rate (AMR) [K = 9, R = 1/3] voice
channels. The VCP2 supports constraint lengths K = 5, 6, 7, 8, and 9, rates R = 3/4, , 1/3, 1/4, and 1/5,
and flexible polynomials, while generating hard decisions or soft decisions. Communications between the
VCP2 and the CPU are carried out through the EDMA3 controller.
The VCP2 supports:
Unlimited frame sizes
Code rates 3/4, , 1/3, 1/4, and 1/5
Constraint lengths 5, 6, 7, 8, and 9
Programmable encoder polynomials
Programmable reliability and convergence lengths
Hard and soft decoded decisions
Tail and convergent modes
Yamamoto logic
Tail biting logic
Various input and output FIFO lengths
For more detailed information on the VCP2, see the
TMS320TCI648x DSP Viterbi-Decoder Coprocessor 2
(VCP2) Reference Guide
(literature number
SPRUE09
).
Table 8-96. VCP2 Registers
EDMA BUS
CONFIGURATION BUS
HEX ADDRESS RANGE
-
-
-
-
-
-
ACRONYM
REGISTER NAME
HEX ADDRESS RANGE
5800 0000
5800 0004
5800 0008
5800 000C
5800 0010
5800 0014
5800 0018 - 5800 0044
5800 0048
5800 004C
5800 0050 - 5800 007C
5800 0080
5800 0084 - 5800 009C
5800 00C0
N/A
N/A
N/A
N/A
N/A
VCPIC0
VCPIC1
VCPIC2
VCPIC3
VCPIC4
VCPIC5
-
VCPOUT0
VCPOUT1
-
VCPWBM
-
VCPRDECS
VCPEXE
VCPEND
VCPSTAT0
VCPSTAT1
VCPERR
-
VCPEMU
VCP2 Input Configuration Register 0
VCP2 Input Configuration Register 1
VCP2 Input Configuration Register 2
VCP2 Input Configuration Register 3
VCP2 Input Configuration Register 4
VCP2 Input Configuration Register 5
Reserved
VCP2 Output Register 0
VCP2 Output Register 1
Reserved
VCP2 Branch Metrics Write FIFO Register
Reserved
VCP2 Decisions Read FIFO Register
VCP2 Execution Register
VCP2 Endian Mode Register
VCP2 Status Register 0
VCP2 Status Register 1
VCP2 Error Register
Reserved
VCP2 Emulation Control Register
-
-
N/A
N/A
02B8 0018
02B8 0020
02B8 0040
02B8 0044
02B8 0050
N/A
02B8 0060
Submit Documentation Feedback
C64x+ Peripheral Information and Electrical Specifications
217