www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Table 8-112. RapidIO Control Registers (continued)
HEX ADDRESS RANGE
02D0 02EC
02D0 02F0
ACRONYM
RIO_LSU_ICRR3
RIO_ERR_RST_EVNT_ICRR
REGISTER NAME
LSU Interrupt Condition Routing Register 3
Error, Reset, and Special Event Interrupt Condition Routing
Register
Error, Reset, and Special Event Interrupt Condition Routing
Register 2
Error, Reset, and Special Event Interrupt Condition Routing
Register 3
Reserved
INTDST Interrupt Status Decode Register 0
INTDST Interrupt Status Decode Register 1
INTDST Interrupt Status Decode Register 2
INTDST Interrupt Status Decode Register 3
INTDST Interrupt Status Decode Register 4
INTDST Interrupt Status Decode Register 5
INTDST Interrupt Status Decode Register 6
INTDST Interrupt Status Decode Register 7
INTDST Interrupt Rate Control Register 0
INTDST Interrupt Rate Control Register 1
INTDST Interrupt Rate Control Register 2
INTDST Interrupt Rate Control Register 3
INTDST Interrupt Rate Control Register 4
INTDST Interrupt Rate Control Register 5
INTDST Interrupt Rate Control Register 6
INTDST Interrupt Rate Control Register 7
Reserved
LSU1 Control Register 0
LSU1 Control Register 1
LSU1 Control Register 2
LSU1 Control Register 3
LSU1 Control Register 4
LSU1 Control Register 5
LSU1 Control Register 6
LSU1 Congestion Control Flow Mask Register
LSU2 Control Register 0
LSU2 Control Register 1
LSU2 Control Register 2
LSU2 Control Register 3
LSU2 Control Register 4
LSU2 Control Register 5
LSU2 Control Register 6
LSU2 Congestion Control Flow Mask Register
LSU3 Control Register 0
LSU3 Control Register 1
LSU3 Control Register 2
LSU3 Control Register 3
LSU3 Control Register 4
LSU3 Control Register 5
LSU3 Control Register 6
02D0 02F4
RIO_ERR_RST_EVNT_ICRR2
02D0 02F8
RIO_ERR_RST_EVNT_ICRR3
02D0 02FC
02D0 0300
02D0 0304
02D0 0308
02D0 030C
02D0 0310
02D0 0314
02D0 0318
02D0 031C
02D0 0320
02D0 0324
02D0 0328
02D0 032C
02D0 0330
02D0 0334
02D0 0338
02D0 033C
-
RIO_INTDST0_DECODE
RIO_INTDST1_DECODE
RIO_INTDST2_DECODE
RIO_INTDST3_DECODE
RIO_INTDST4_DECODE
RIO_INTDST5_DECODE
RIO_INTDST6_DECODE
RIO_INTDST7_DECODE
RIO_INTDST0_RATE_CNTL
RIO_INTDST1_RATE_CNTL
RIO_INTDST2_RATE_CNTL
RIO_INTDST3_RATE_CNTL
RIO_INTDST4_RATE_CNTL
RIO_INTDST5_RATE_CNTL
RIO_INTDST6_RATE_CNTL
RIO_INTDST7_RATE_CNTL
-
RIO_LSU1_REG0
RIO_LSU1_REG1
RIO_LSU1_REG2
RIO_LSU1_REG3
RIO_LSU1_REG4
RIO_LSU1_REG5
RIO_LSU1_REG6
RIO_LSU1_FLOW_MASKS
RIO_LSU2_REG0
RIO_LSU2_REG1
RIO_LSU2_REG2
RIO_LSU2_REG3
RIO_LSU2_REG4
RIO_LSU2_REG5
RIO_LSU2_REG6
RIO_LSU2_FLOW_MASKS1
RIO_LSU3_REG0
RIO_LSU3_REG1
RIO_LSU3_REG2
RIO_LSU3_REG3
RIO_LSU3_REG4
RIO_LSU3_REG5
RIO_LSU3_REG6
02D0 0340 - 02D0 03FC
02D0 0400
02D0 0404
02D0 0408
02D0 040C
02D0 0410
02D0 0414
02D0 0418
02D0 041C
02D0 0420
02D0 0424
02D0 0428
02D0 042C
02D0 0430
02D0 0434
02D0 0438
02D0 043C
02D0 0440
02D0 0444
02D0 0448
02D0 044C
02D0 0450
02D0 0454
02D0 0458
C64x+ Peripheral Information and Electrical Specifications
234
Submit Documentation Feedback