www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Table 5-8. Megamodule Cache Configuration Registers
HEX ADDRESS RANGE
0184 0000
0184 0004 - 0184 001F
0184 0020
0184 0024
0184 0028 - 0184 003F
0184 0040
0184 0044
0184 0048 - 0184 0FFF
0184 1000 - 0184 104F
0184 1050 - 0184 3FFF
0184 4000
0184 4004
0184 4008 - 0184 400C
0184 4010
0184 4014
0184 4018
0184 401C
0184 4020
0184 4024
0184 4030
0184 4034
0184 4038
0184 4040
0184 4044
0184 4048
0184 404C
0184 4050 - 0184 4FFF
0184 5000
0184 5004
0184 5008
0184 500C - 0184 5024
0184 5028
0184 502C - 0184 503C
0184 5040
0184 5044
0184 5048
0184 504C - 0184 5FFF
0184 6000 - 0184 640F
0184 6410 - 0184 7FFF
ACRONYM
L2CFG
-
L1PCFG
L1PCC
-
L1DCFG
L1DCC
-
-
-
L2WBAR
L2WWC
-
L2WIBAR
L2WIWC
L2IBAR
L2IWC
L1PIBAR
L1PIWC
L1DWIBAR
L1DWIWC
-
L1DWBAR
L1DWWC
L1DIBAR
L1DIWC
-
L2WB
L2WBINV
L2INV
-
L1PINV
-
L1DWB
L1DWBINV
L1DINV
-
-
-
MAR0 to
MAR127
MAR128 to
MAR143
MAR144 to
MAR159
MAR160
MAR161
REGISTER NAME
L2 Cache Configuration Register
Reserved
L1P Configuration Register
L1P Cache Control Register
Reserved
L1D Configuration Register
L1D Cache Control Register
Reserved
See
Table 5-11
,
CPU Megamodule Bandwidth Management Registers
Reserved
L2 Writeback Base Address Register - for Block Writebacks
L2 Writeback Word Count Register
Reserved
L2 Writeback and Invalidate Base Address Register - for Block Writebacks
L2 Writeback and Invalidate word count register
L2 Invalidate Base Address Register
L2 Invalidate Word Count Register
L1P Invalidate Base Address Register
L1P Invalidate Word Count Register
L1D Writeback and Invalidate Base Address Register
L1D Writeback and Invalidate Word Count Register
Reserved
L1D Writeback Base Address Register - for Block Writebacks
L1D Writeback Word Count Register
L1D Invalidate Base Address Register
L1D Invalidate Word Count Register
Reserved
L2 Global Writeback Register
L2 Global Writeback and Invalidate Register
L2 Global Invalidate Register
Reserved
L1P Global Invalidate Register
Reserved
L1D Global Writeback Register
L1D Global Writeback and Invalidate Register
L1D Global Invalidate Register
Reserved
See
Table 5-9
,
Megamodule Error Detection Correct Registers
Reserved
0184 8000 - 0184 81FC
Reserved
0184 8200 - 0184 823C
Reserved
0184 8240 - 0184 827C
Reserved
0184 8280
0184 8284
Controls EMIFA CE2 Range A000 0000 - A0FF FFFF
Controls EMIFA CE2 Range A100 0000 - A1FF FFFF
Submit Documentation Feedback
C64x+ Megamodule
91