www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
TCI6482 Revision History (continued)
SEE
ADDITIONS/MODIFICATIONS/DELETIONS
Section 8.6.3
Max Reset:
Updated paragraph
System Reset:
Updated section
Reset Electrical Data/Timing:
Moved Note to Footnote (5) in
Table 8-14
, Timing Requirements for Reset
Removed ABUSREQ from Low Group and added to High Group in notes for
Figure 8-8
Added Footnotes D and E to
Figure 8-8
, Power-Up Timing
PLL1 and PLL1 Controller:
Added EMI filter part number to third paragraph
PLL2 and PLL2 Controller:
Added EMI filter part number to third paragraph
DDR2 Memory Controller:
Updated paragraph
EMIFA Electrical Data/Timing:
Changed Parameter NO. 1 MAX value to
40 ns
, deleted Footnote (1), and updated Footnote (3) in
Table 8-42
, Timing Requirements for AECLKIN for EMIFA
Updated
Figure 8-32
, AECLKOUT Timing for the EMIFA Module
Asynchronous Memory Timing:
Changed timing NO. 4 MIN value to
0 ns
in
Table 8-44
, Timing Requirements for Asynchronous Memory
Cycles for EMIFA Module
Programmable Synchronous Interface Timing:
Updated Footnote (A) in
Figure 8-36
, Programmable Synchronous Interface Read Timing for EMIFA (With
Read Latency = 2)
Updated Footnote (A) in
Figure 8-37
, Programmable Synchronous Interface Write Timing for EMIFA (With
Write Latency = 0)
Updated Footnote (A) in
Figure 8-38
, Programmable Synchronous Interface Write Timing for EMIFA (With
Write Latency = 1)
HPI Peripheral Register Description(s):
Updated Comments for PWREMU_MGMT register in
Table 8-54
, HPI Control Registers
HPI Electrical Data/Timing:
Added Footnote (C) to
Figure 8-48
, HPI32 Read Timing (HAS Not Used, Tied High),
Figure 8-49
, HPI32
Read Timing (HAS Used),
Figure 8-50
, HPI32 Write Timing (HAS Not Used, Tied High), and
Figure 8-51
,
HPI32 Write Timing (HAS Used)
TCP2 Device-Specific Information:
Updated paragraph
GPIO Electrical Data/Timing:
Updated Footnote (2) in
Table 8-118
, Timing Requirements for GPIO Inputs
Added new section
Emulation Features and Capability
:
Added new subsections
Section 8.23.1
,
Advanced Event Triggering (AET)
, and
Section 8.23.2
,
Trace
Advanced Emulation
Moved
Section 8.23.3
, IEEE 1149.1 JTAG under Emulation Features and Capability
Section 8.6.4
Section 8.6.8
Section 8.7
Section 8.8
Section 8.9
Section 8.10.3
Section 8.10.3.1
Section 8.10.3.2
Section 8.12.2
Section 8.12.3
Section 8.17.1
Section 8.22.3
Section 8.23
Submit Documentation Feedback
Revision History
251