![](http://datasheet.mmic.net.cn/220000/VPX3224D_datasheet_15512236/VPX3224D_57.png)
VPX 3225D, VPX 3224D
PRELIMINARY DATA SHEET
57
Micronas
4.3.7. Characteristics, Digital Inputs/Outputs
Symbol
Parameter
Min.
Typ.
Max.
Unit
Test Conditions
Digital Input Pins TMS, TDI, TCK, RES, OE, SCL, SDA
C
IN
Input Capacitance
5
8
pF
I
I
Input Leakage Current
Input Pins TCK, RES, OE, SCL, SDA
Input Leakage Current
Input Pins with Pull-ups: TDI and TMS
–1
+1
–55
+1
A
V
I
= V
SS
V
I
≤
V
DD
V
I
= V
SS
V
I
≤
V
DD
I
I
–25
A
I
PD
Pull-down Current at Pin FIELD
during RES = 0 for Default Selection
see section 4.3.2.
Digital Output pins A[7:0], B[7:0], HREF, VREF, FIELD, VACT, LLC, PIXCLK, TDO
C
O
High-Impedance Output Capacitance
5
8
pF
V
OL
Output Voltage LOW
(all digital output pins except SDA, SCL)
0.6
V
V
OL
Output Voltage LOW
(only SDA, SCL)
0.4
0.6
V
V
I
l
= 3 mA
I
l
= 6 mA
V
OH
Output Voltage HIGH
(all digital output pins except SDA, SCL)
2.4
–
PVDD
V
I
O
Output Leakage Current
–1
+1
A
A
while IC remains in low
power mode
V
I
= V
SS
V
I
≤
V
DD
A special VDD, VSS supply is used only to support the digital output pins. This means, inherently, that in case of tri-state conditions,
external sources should not drive these signals above the voltage PVDD which supplies the output pins.
4.3.8. Clock Signals PIXCLK, LLC, and LLC2
The following timing specifications refer to the timing diagrams of section 5.7.1. on page 64.
Symbol
Parameter
Min.
Typ.
Max.
Unit
Test Conditions
t
LLC
LLC Cycle Time
37
ns
LLC
LLC Duty Cycle
H
/
L +
H
)
50
%
t
LLC2
LLC2 Cycle Time
74
ns
LLC2
LLC2 Duty Cycle
H
/
L +
H
)
50
%
t
PIXCLK
PIXCLK Cycle Time
74
ns
PIXCLK
PIXCLK Duty Cycle
H
/
L +
H
)
50
%
t
HCLK1
Output Signal Hold Time for LLC2
0
ns
t
DCLK1
Propagation Delay for LLC2
10
ns
t
HCLK2
Output Signal Hold Time for PIXCLK
10
ns
t
DCLK2
Propagation Delay for PIXCLK
18
ns