參數(shù)資料
型號: VPX3224D
廠商: Electronic Theatre Controls, Inc.
英文描述: Video Pixel Decoders
中文描述: 視頻解碼器像素
文件頁數(shù): 72/92頁
文件大?。?/td> 672K
代理商: VPX3224D
PRELIMINARY DATA SHEET
VPX 3225D, VPX 3224D
72
Micronas
6.1.2. Description of FP Control and Status Registers
Table 6–4:
FP-RAM VPX Front-End
FP-RAM VPX Front-End
Address
Hex
Number
of Bits
Mode
Function
Default
Name
Standard Selection
h’20
12
w
Standard select:
bit [2:0]
standard
0
1
2
3
4
5
6
7
0/1
PAL B,G,H,I
NTSC M
SECAM
NTSC44
PAL M
PAL N
PAL 60
NTSC COMB
MOD standard modifier
PAL modified to simple PAL
NTSC modified to compensated NTSC
SECAM modified to monochrome 625
NTSCC modified to monochrome 525
reserved; must be set to zero
0/1
S-VHS mode off/on
(50 Hz)
(60 Hz)
(50 Hz)
(60 Hz)
(60 Hz)
(50 Hz)
(60 Hz)
(60 Hz)
4.433618
3.579545
4.286
4.433618
3.575611
3.582056
4.433618
3.579545
bit [3]
bit [5:4]
bit [6]
Option bits allow to suppress parts of the initialization:
bit [7]
bit [8]
bit [9]
bit [10]
no hpll setup
no vertical setup
no acc setup
reserved, set to zero
bit [11]
status bit, write 0. After the FP has switched to a new
standard, this bit is set to 1 to indicate operation
complete.
0
sdt
pal
ntsc
secam
ntsc44
palm
paln
pal60
ntscc
sdtmod
svhs
sdtopt
h’21
12
w
Input select:
Writing to this register will also initialize the standard.
bit [1:0]
luma selector
00
01
10
11
chroma selector
0/1
IF compensation
00
01
10
11
chroma bandwidth selector
00
narrow
01
normal
10
broad
11
wide
0/1
adaptive/fixed SECAM notch filter
0/1
enable luma lowpass filter
hpll speed
00
no change
01
terrestrial
10
vcr
11
mixed
status bit, write 0; This bit is set to 1 to indicate
operation complete.
VIN3
VIN2
VIN1
reserved
bit [2]
VIN1/CIN
bit [4:3]
off
6 dB/Okt
12 dB/Okt
10 dB/MHz only for SECAM
bit [6:5]
bit [7]
bit [8]
bit [10:9]
bit [11]
00
1
00
01
insel
vis
cis
ifc
cbw
fntch
lowp
hpllmd
h’22
12
w
picture start position, This register sets the start point of active vid-
eo. This can be used e.g. for panning. The setting is updated when
’sdt’ register is updated
0
sfif
h’23
12
w
luma/chroma delay adjust, The setting is updated when ’sdt’ register
is updated
bit [5:0]
reserved, set to zero
bit [11:6]
luma delay in clocks, allowed range is +1 ... –7
0
ldly
相關PDF資料
PDF描述
VPX3224E Video Pixel Decoders
VPX322XE Video Pixel Decoders
VQ1000J N-Channel Enhancement-Mode MOSFET Transistor(最小漏源擊穿電壓60V,夾斷電流0.225A的N溝道增強型MOSFET晶體管)
VQ1000J N-Channel 60-V (D-S) MOSFET
VQ1001J Dual N-Channel 30-V (D-S) MOSFET with Schottky Diode
相關代理商/技術參數(shù)
參數(shù)描述
VPX3224D-C3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
VPX3224E 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Pixel Decoders
VPX3225D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video Pixel Decoders
VPX3225D-C3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
VPX3225E 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Pixel Decoders