- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F016SC (Intel Corp.) 16-MBIT SmartVoltage FlashFile Memory(16M位智能電壓閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | 28F016SC |
| 廠商： | Intel Corp. |
| 英文描述： | 16-MBIT SmartVoltage FlashFile Memory(16M位智能電壓閃速存儲器) |
| 中文描述： | 16兆內(nèi)存SmartVoltage FlashFile（1,600位智能電壓閃速存儲器） |
| 文件頁數(shù)： | 16/42頁 |
| 文件大?。?/td> | 725K |
| 代理商： | 28F016SC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY
E
16
PRELIMINARY
Table 4. Command Definitions
(9)
Bus Cycles
First Bus Cycle
Second Bus Cycle
Command
Req’d.
Notes
Oper
(1)
Addr
(2)
Data
(3)
Oper
(1)
Addr
(2)
Data
(3)
Read Array/Reset
1
Write
X
FFH
Read Identifier Codes
≥
2
2
4
Write
X
90H
Read
IA
ID
Read Status Register
Write
X
70H
Read
X
SRD
Clear Status Register
1
Write
X
50H
Block Erase
2
5
Write
BA
20H
Write
BA
D0H
Program
2
5,6
Write
PA
40H
or
10H
Write
PA
PD
Block Erase and Program
Suspend
1
5
Write
X
B0H
Block Erase and Program
Resume
1
5
Write
X
D0H
Set Block Lock-Bit
2
7
Write
BA
60H
Write
BA
01H
Set Master Lock-Bit
2
7
Write
X
60H
Write
X
F1H
Clear Block Lock-Bits
2
8
Write
X
60H
Write
X
D0H
NOTES:
1. Bus operations are defined in Table 3.
2. X = Any valid address within the device.
IA = Identifier Code Address: see Figure 6.
BA = Address within the block being erased or locked.
PA = Address of memory location to be programmed.
3. SRD = Data read from status register. See Table 7 for a description of the status register bits.
PD = Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
ID = Data read from identifier codes.
4. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock, and master lock
codes. See Section 4.2 for read identifier code data.
5. If the block is locked, RP# must be at V
HH
to enable block erase or program operations. Attempts to issue a block erase or
program to a locked block while RP# is V
IH
will fail.
6. Either 40H or 10H are recognized by the WSM as the program setup.
7. If the master lock-bit is set, RP# must be at V
to set a block lock-bit. RP# must be at V
HH
to set the master lock-bit. If the
master lock-bit is not set, a block lock-bit can be set while RP# is V
IH
.
8. If the master lock-bit is set, RP# must be at V
to clear block lock-bits. The clear block lock-bits operation simultaneously
clears all block lock-bits. If the master lock-bit is not set, the Clear Block Lock-Bits command can be done while RP# is V
IH
.
9. Commands other than those shown above are reserved by Intel for future device implementations and should not be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F008S | 8-MBit (1 MBit x 8) FLASHFILE Memory(8-M位 (1 M位 x 8)閃速存儲器) |
| 28F0101024K | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| 28F010 | 1024K (128K x 8) CMOS FLASH MEMORY |
| 28F016B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F032B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F016SV | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-MBIT (1 MBIT x 16, 2 MBIT x 8) FlashFile MEMORY |
| 28F016XD | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-MBIT (1 MBIT x 16) DRAM-INTERFACE FLASH MEMORY |
| 28F016XS | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY |
| 28F0181-1SR-10 | 功能描述:電磁干擾濾波珠子、扼流圈和陣列 115ohms 100MHz 10A Broad Band Frequency RoHS:否 制造商:AVX 阻抗: 最大直流電流:35 mA 最大直流電阻: 容差: 端接類型:SMD/SMT 電壓額定值:25 V 工作溫度范圍:- 25 C to + 85 C 封裝 / 箱體:0603 (1608 metric) |
| 28F020 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:28F020 2048K (256K X 8) CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。