- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371435 > 28F016SC (Intel Corp.) 16-MBIT SmartVoltage FlashFile Memory(16M位智能電壓閃速存儲(chǔ)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 28F016SC |
| 廠商： | Intel Corp. |
| 英文描述： | 16-MBIT SmartVoltage FlashFile Memory(16M位智能電壓閃速存儲(chǔ)器) |
| 中文描述： | 16兆內(nèi)存SmartVoltage FlashFile（1,600位智能電壓閃速存儲(chǔ)器） |
| 文件頁(yè)數(shù)： | 20/42頁(yè) |
| 文件大?。?/td> | 725K |
| 代理商： | 28F016SC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)
BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY
E
20
PRELIMINARY
4.10
Clear Block Lock-Bits
Command
All set block lock-bits are cleared in parallel via the
Clear Block Lock-Bits command. With the master
lock-bit not set, block lock-bits can be cleared using
only the Clear Block Lock-Bits command. If the
master lock-bit is set, clearing block lock-bits
requires both the Clear Block Lock-Bits command
and V
HH
on the RP# pin. See Table 6 for a
summary of hardware and software write protection
options.
Clear block lock-bits operation is initiated using a
two-cycle command sequence. A clear block
lock-bits setup is written first. Then, the device
automatically outputs status register data when
read (see Figure 12). The CPU can detect
completion of the clear block lock-bits event by
analyzing the RY/BY# pin output or status register
bit SR.7.
When the operation is complete, status register bit
SR.5 should be checked. If a clear block lock-bit
error is detected, the status register should be
cleared. The CUI will remain in read status register
mode until another command is issued.
This two-step sequence of set-up followed by
execution ensures that block lock-bits are not
accidentally cleared. An invalid Clear Block
Lock-Bits command sequence will result in status
register bits SR.4 and SR.5 being set to
“1.” Also, a
reliable clear block lock-bits operation can only
occur when V
CC
= V
CC2/3
and V
PP
= V
PPH1/2/3
. If a
clear block lock-bits operation is attempted while
V
PP
≤
V
PPLK
, SR.3 and SR.5 will be set to “1.” In the
absence of this high voltage, the block lock-bits
content are protected against alteration. A suc-
cessful clear block lock-bits operation requires that
the master lock-bit is not set or, if the master lock-
bit is set, that RP# = V
HH
. If it is attempted with the
master lock-bit set and RP# = V
IH
, SR.1 and SR.5
will be set to “1” and the operation will fail. A clear
block lock-bits operation with V
IH
< RP# < V
HH
produce spurious results and should not be
attempted.
If a clear block lock-bits operation is aborted due to
V
PP
or V
CC
transitioning out of valid range or RP#
active transition, block lock-bit values are left in an
undetermined state. A repeat of clear block lock-
bits is required to initialize block lock-bit contents to
known values. Once the master lock-bit is set, it
cannot be cleared.
Table 6. Write Protection Alternatives
Operation
Master
Lock-Bit
Block
Lock-Bit
RP#
Effect
Block Erase or
0
V
IH
or V
HH
V
IH
V
HH
Block Erase and Program Enabled
Program
X
1
Block is Locked. Block Erase and Program Disabled
Block Lock-Bit Override. Block Erase and Program
Enabled
Set Block
0
X
V
IH
or V
HH
V
IH
V
HH
Set Block Lock-Bit Enabled
Lock-Bit
1
X
Master Lock-Bit is Set. Set Block Lock-Bit Disabled
Master Lock-Bit Override. Set Block Lock-Bit
Enabled
Set Master
X
X
V
IH
V
HH
Set Master Lock-Bit Disabled
Lock-Bit
Set Master Lock-Bit Enabled
Clear Block
0
X
V
IH
or V
HH
V
IH
Clear Block Lock-Bits Enabled
Lock-Bits
1
X
Master Lock-Bit is Set. Clear Block Lock-Bits
Disabled
V
HH
Master Lock-Bit Override. Clear Block Lock-Bits
Enabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F008S | 8-MBit (1 MBit x 8) FLASHFILE Memory(8-M位 (1 M位 x 8)閃速存儲(chǔ)器) |
| 28F0101024K | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| 28F010 | 1024K (128K x 8) CMOS FLASH MEMORY |
| 28F016B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F032B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F016SV | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-MBIT (1 MBIT x 16, 2 MBIT x 8) FlashFile MEMORY |
| 28F016XD | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-MBIT (1 MBIT x 16) DRAM-INTERFACE FLASH MEMORY |
| 28F016XS | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY |
| 28F0181-1SR-10 | 功能描述:電磁干擾濾波珠子、扼流圈和陣列 115ohms 100MHz 10A Broad Band Frequency RoHS:否 制造商:AVX 阻抗: 最大直流電流:35 mA 最大直流電阻: 容差: 端接類(lèi)型:SMD/SMT 電壓額定值:25 V 工作溫度范圍:- 25 C to + 85 C 封裝 / 箱體:0603 (1608 metric) |
| 28F020 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:28F020 2048K (256K X 8) CMOS FLASH MEMORY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。