
Philips Semiconductors
Pin List
File: pins.fm5, modified 7/25/99
PRELIMINARY INFORMATION
1-5
PCI_INTA#
PCI_INTB#
PCI_INTC#
PCI_INTD#
210
212
213
215
PCIOD
PCI
PCIOD
I/OD
Can operate as input (power up default) or output, as determined by direction con-
trol bits in PCI MMIO register INT_CTL.
As input, a PCI_INT# pin can be used to receive PCI interrupt requests (normal PCI
use is active low, level sensitive mode, but the VIC can be set to treat these as pos-
itive edge triggered mode). As input, a PCI_INT# pin can also be used as general
interrupt request pin if not needed for PCI.
As output, the value of a PCI_INT# can be programmed through PCI MMIO regis-
ters to generate interrupts for other PCI masters.
Whenever XIO bus functionality is active, PCI_INTB# is a push-pull CMOS I/O pin,
but when the XIO bus is not active and regular PCI bus functionality is activated,
then PCI_INTB# has a PCI compatible Open Drain output.
JTAG Interface (debug access port and 1149.1 boundary scan port)
JTAG_TDI
171
NORM5
IN
JTAG Test Data Input
JTAG_TDO
173
NORM5
I/O
JTAG Test Data Output. This pin acts as logic output, or can oat. It is never an input.
JTAG_TCK
172
NORM5
IN
JTAG Test Clock Input
JTAG_TMS
174
NORM5
IN
JTAG Test Mode Select Input
Video In
VI_CLK
175
PCI
I/O
If congured as input (power up default): A positive transition on this incoming video
clock pin samples all other VI_DATA input signals below if VI_DVALID is HIGH. If
VI_DVALID is LOW, VI_DATA is ignored. Clock and data rates of up to 54 MHz are
supported.
If congured as output: Programmable output clock to drive an external video A/D
converter. Can be programmed to emit integral dividers of DSPCPU_CLK.
If used as output, a board level 22 Ohm series resistor is recommended to reduce ring-
ing.
VI_DVALID
190
PCI
IN
VI_DVALID indicates that valid data is present on the VI_DATA lines. If HIGH, VI_DATA
will be accepted on the next VI_CLK positive edge. If LOW, no VI_DATA will be sam-
pled.
VI_DATA0
VI_DATA1
VI_DATA2
VI_DATA3
VI_DATA4
VI_DATA5
VI_DATA6
VI_DATA7
176
178
179
181
182
183
185
186
PCI
IN
CCIR656 style YUV 4:2:2 data from a digital camera, or general purpose high speed
data input pins. Sampled on VI_CLK if VI_DVALID HIGH.
VI_DATA8
VI_DATA9
187
189
PCI
IN
Extension high speed data input bits to allow use of 10 bit video A/D converters in
raw10 modes. VI_DATA[8] serves as START and VI_DATA[9] as END message input in
message passing mode.Sampled on positive transitions of VI_CLK if VI_DVALID
HIGH.
I2C Interface
IIC_SDA
160
IICOD
I/OD
I2C serial data
IIC_SCL
161
IICOD
I/OD
I2C clock
Video Out
VO_DATA0
VO_DATA1
VO_DATA2
VO_DATA3
VO_DATA4
VO_DATA5
VO_DATA6
VO_DATA7
192
193
194
196
197
198
200
201
NORM3
OUT
CCIR656 style YUV 4:2:2 digital output data, or general purpose high speed data out-
put channel. Output changes on positive edge of VO_CLK.
VO_IO1
204
NORM5
I/O
This pin can function as HS output or as STMSG (Start Message) output.
If set as HS output, it outputs the horizontal sync signal
In message passing mode, this pin acts as STMSG output.
Pin Name
MS
QF
P
Pad
Type
Modes
Description