TM1100 Preliminary Data Book
Philips Semiconductors
10-10
PRELIMINARY INFORMATION
File: pci.fm5, modified 7/23/99
10.7.3
MMIO/DRAM_BASE updates
The DRAM_BASE and MMIO_BASE register are not
normally written through MMIO - their value is deter-
mined by the boot process. Although not recommended,
the registers are writable in MMIO. Special care needs to
be exercised when writing these registers:
writing to SDRAM_BASE moves the origin of any
executing DSPCPU program, which will cause it to
fail
writing to MMIO_BASE moves devices around, and
moves MMIO_BASE and SDRAM_BASE around
writing to both registers in sequence requires a delay,
due to the implementation. It is recommended to
space such writes far apart, or iterate until the rst
register written to reads back with the new value
before writing the second one
10.7.4
BIU_STATUS Register
The BIU_Status register holds bits that track the status of
bus cycles initiated by the DSPCPU and bus cycles from
external devices that write into SDRAM.Two bits of sta-
tus are provided for each type of bus cycle: a busy bit and
MMIO_base
offset:
DRAM_BASE (r/w)
0x10 0000
MMIO_BASE (r/w)
0x10 0400
BIU_STATUS (r/w)
0x10 3004
SDRAM Base Address
MMIO Base Address
BIU_CTL (r/w)
0x10 3008
PCI_ADR (r/w)
0x10 300C
PCI Address
PCI_DATA (r/w)
0x10 3010
CONFIG_ADR (r/w)
0x10 3014
CONFIG_DATA (r/w)
0x10 3018
DN
Error: Duplicate dma_cycle
CONFIG_CTL (r/w)
0x10 301C
IO_ADR (r/w)
0x10 3020
I/O Address
IO_DATA (r/w)
0x10 3024
I/O Data
IO_CTL (r/w)
0x10 3028
SRC_ADR (r/w)
0x10 302C
DEST_ADR (r/w)
0x10 3030
Destination Address
Source Address
31
0
3
7
11
15
19
23
27
Reserved
IntE
PCI Data
BN
Configuration Data
DMA_CTL (r/w)
0x10 3034
INT_CTL (r/w)
0x10 3038
INT
TL
PT
M
PT
M
Error: Duplicate io_cycle or config_cycle
Done
Busy
Done
Busy
Done
Busy
Done
Busy
CR (PCI Clear Reset)
HE (Host Enable)
IE (ICP DMA Enable)
BO (Burst Mode Off)
SE (Byte Swap Enable)
0
RN
FN
BE
RW (Read/Write)
BE
RW (Read/Write)
D
IE
PCI-to-SDRAM
dma_cycle
io_cycle
config_cycle
IS
SR (PCI Set Reset)
RMA Received Master Abort
RTA Received Target Abort
TTE Target Timer Expired
T
31
0
3
7
11
15
19
23
27
31
0
3
7
11
15
19
23
27
31
0
3
7
11
15
19
23
27
31
0
3
7
11
15
19
23
27
31
0
3
7
11
15
19
23
27
RMD (Read Multiple Disable)
Figure 10-8. PCI interface registers accessible in MMIO address space.