I-3
Current Transmit Byte Count
CSR43
Current Transmit Status
CSR44
Next Receive Byte Count
CSR45
Next Receive Status
CSR46
Transmit Poll Time Counter
CSR47
Transmit Polling Interval
CSR48
Receive Poll Time Counter
CSR49
Receive Polling Interval
CSR5
Extended Control and Interrupt 1
CSR58
Software Style
CSR6
RX/TX Descriptor Table Length
CSR60
Previous Transmit Descriptor Address
Lower
CSR61
Previous Transmit Descriptor Address
Upper
CSR62
Previous Transmit Byte Count
CSR63
Previous Transmit Status
CSR64
Next Transmit Buffer Address Lower
CSR65
Next Transmit Buffer Address Upper
CSR66
Next Transmit Byte Count
CSR67
Next Transmit Status
CSR7
Extended Control and Interrupt 2
CSR72
Receive Ring Counter
CSR74
Transmit Ring Counter
CSR76
Receive Ring Length
CSR78
Transmit Ring Length
CSR8
Logical Address Filter 0
CSR80
DMA Transfer Counter and FIFO Threshold
Control
CSR82
Transmit Descriptor Address Pointer Lower
CSR84
137
137
137
137
137
137
138
138
123
139
125
140
140
141
141
141
141
141
141
126
142
142
142
142
129
142
144
DMA Address Register Lower
CSR86
Buffer Byte Counter
CSR88
Chip ID Register Lower
CSR89
Chip ID Register Upper
CSR9
Logical Address Filter 1
CSR92
Ring Length Conversion
145
145
145
146
129
146
D
Data Decoding
Data Registers, Other
DC Characteristics, Over Commercial
Operating Ranges Unless Otherwise
Specified
Decoupling/Bypass Capacitors
Descriptor
DMA Transfers
Rings
Detailed Functions
Differential Input Termination
Direct Access to the Interface
Direct Flash Access
Direct SRAM Access
Disconnect
Of Burst Transfer
Without Data Transfer
Distinctive Characteristics
DMA Transfers
FIFO
72
100
200
B-1
47
54
30
72
95
86
92
34
41
1
50
E
EEPROM Interface
EEPROM MAP
EEPROM-Programmable Registers
Expansion Bus Interface
AMD Flash Programming
Direct Flash Access
Direct SRAM Access
Expansion ROM - Boot Device Access
External SRAM Configuration
Frequency Demands for Network Operation 94
Low Latency Receive Configuration
No SRAM Configuration
SRAM Accesses
SRAM Interface Bandwidth Requirements
Expansion ROM - Boot Device Access
Expansion ROM Transfers
External Address Detection Interface
Internal PHY
Receive Frame Tagging
External Address Detection Interface,
EEPROM Interface
22, 94
95
95
22, 84
89
86
92
84
90
92
92
93
94
84
33
81
81
83
26