- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C971 (Advanced Micro Devices, Inc.) PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號： | AM79C971 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnet⑩快速單芯片全雙工10/100 Mbps以太網(wǎng)控制器，PCI總線 |
| 文件頁數(shù)： | 98/265頁 |
| 文件大?。?/td> | 3190K |
| 代理商： | AM79C971 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當(dāng)前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁
98
Am79C971
circuitry will remain active even while the SLEEP pin is
driven LOW. All other sections of the device are shut
down except the LED0 pin, the only LED pin that con-
tinues to function, just as in normal operation. The
LNKSTE bit must be set in BCR4 to enable indication
of a good 10BASE-T link if there are link beat pulses or
valid frames present. Once the T-MAU has a good link,
LED0 will be active. This LED0 pin can be used to drive
an LED and/or external hardware that directly controls
the SLEEP pin of the Am79C971 controller. In the case
of driving external hardware, it can be used to tell an
external SLEEP control logic to drive the SLEEP pin
HIGH to bring the Am79C971 controller out of the
snooze mode. This configuration effectively wakes the
system when there is any activity on the 10BASE-T
link. Snooze mode can be used only if the T-MAU is the
selected network port. Link beat pulses are not trans-
mitted during snooze mode.
SLEEP must not be asserted while the Am79C971
controller is requesting the bus or while a bus cycle is
active. It is recommended to set the Am79C971 con-
troller into suspend mode (SPND (CSR5, bit 0) set to 1)
or to stop the device (STOP (CSR0, bit 2) set to 1) be-
fore asserting the SLEEP pin.
Before the sleep mode is invoked, the Am79C971 con-
troller will perform an internal S_RESET. This
S_RESET operation will not affect the values of the
BCR registers or the PCI configuration space.
S_RESET terminates all network activity abruptly. The
host can use the suspend mode (SPND, CSR5, bit 0)
to terminate all network activity in an orderly sequence
before issuing an S_RESET.
When coming out of the sleep mode, the Am79C971
controller can be programmed to generate an interrupt
and inform the driver about the wake-up. The
Am79C971 controller will set SLPINT (CSR5, bit 9),
when coming out of the sleep mode. INTA will be as-
serted, when the enable bit SLPINTE (CSR5, bit 8) is
set to 1. Note that the assertion of INTA due to SLPINT
is not dependent on the main interrupt enable bit INEA
(CSR0, bit 6), which will be cleared by the reset going
into the sleep mode.
The SLEEP pin should not be asserted during power
supply ramp-up. If it is desired that SLEEP be asserted
at power up time, then the system must delay the as-
sertion of SLEEP until three clock cycles after comple-
tion of a hardware reset operation.
Magic Packet Mode
Magic Packet mode is enabled by performing three
steps. First, the Am79C971 controller must be put into
suspend mode (see description of CSR5, bit 0), allow-
ing any current network activity to finish. Next, MP-
MODE (CSR5, bit 1) must be set to 1 if it has not been
set already. Finally, either SLEEP must be asserted
(hardware control) or MPEN (CSR5, bit 2) must be set
to 1 (software control). Note that FASTSPNDE (CSR7,
bit 15) has no meaning in Magic Packet mode.
In Magic Packet mode, the Am79C971 controller re-
mains fully powered up (all VDD and VDDB pins must
remain at their supply levels). The device will not gen-
erate any bus master transfers. No transmit operations
will be initiated on the network. The device will continue
to receive frames from the network, but all frames will
be automatically flushed from the receive FIFO. Slave
accesses to the Am79C971 controller are still possible.
The Magic Packet mode can be disabled at any time by
deasserting SLEEP or clearing MPEN.
A Magic Packet frame is a frame that is addressed to
the Am79C971 MAC and contains a data sequence in
its data field made up of 16 repetitions of the physical
addresses (PADR[47:0]). The Am79C971 controller will
search incoming frames until it finds a Magic Packet
frame. It starts scanning for the sequence after pro-
cessing the length field of the frame. The data se-
quence can begin anywhere in the data field of the
frame, but must be detected before the Am79C971
controller reaches the frame
’
s FCS field. Any deviation
of the incoming frame
’
s data sequence from the re-
quired physical address sequence, even by a single bit,
will prevent the detection of that frame as a Magic
Packet frame.
The Am79C971 controller supports two different
modes of address detection for a Magic Packet frame.
If MPPLBA (CSR5, bit 5) is at its default value of 0, the
Am79C971 controller will only detect a Magic Packet
frame if the destination address of the frame matches
the content of the physical address register (PADR). If
MPPLBA is set to 1, the destination address of the
Magic Packet frame can be unicast, multicast or broad-
cast. Note that the setting of MPPLBA only effects the
address detection of the Magic Packet frame. The
Magic Packet frame
’
s data sequence must be made up
of 16 repetitions of the physical addresses
(PADR[47:0]), regardless of what kind of destination
address it has.
When the Am79C971 controller detects a Magic
Packet frame, it sets MPINT (CSR5, bit 4) to 1. If INEA
(CSR0, bit 6) and MPINTE (CSR5, bit 3) are set to 1,
INTA will be asserted. The interrupt signal can be used
wake up the system. As an alternative, one of the four
LED pins can be programmed to indicated that a Magic
Packet frame has been received. MPSE (BCR4-7, bit
9) must be set to 1 and the RCVE (BCR4-7, bit 2) must
be set to 0 to enable that function. Note that the polarity
of the LED pin can be programmed to be active high by
setting LEDPOL (BCR4-7, bit 14) to 1.
Once a Magic Packet frame is detected, the
Am79C971 controller will discard the frame internally,
but will not resume normal transmit and receive opera-
tions until SLEEP is deasserted, or MPEN is cleared,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BVCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972 | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C971AKC | 制造商:Advanced Micro Devices 功能描述: |
| AM79C971AVC | 制造商:Advanced Micro Devices 功能描述:10/100 MBPS ETHERNET - Trays |
| AM79C971AVC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C971AVC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C971AWW WAF | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。