參數(shù)資料
型號: AM79C971
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
中文描述: PCnet⑩快速單芯片全雙工10/100 Mbps以太網(wǎng)控制器,PCI總線
文件頁數(shù): 81/265頁
文件大小: 3190K
代理商: AM79C971
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當(dāng)前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁
Am79C971
81
external PHY is attached to the MII Management Inter-
face, then the DANAS (BCR32, bit 7) bit must be set to
1 and then all configuration control should revert to
software. The Am79C971 controller will read the MII
Status register of the external PHY to determine its sta-
tus and network capabilities. See Appendix E for the bit
descriptions of the MII Status register. If the external
PHY is Auto-Negotiation capable and/or the XPHYANE
(BCR32, bit 5) bit is set to 1, then the Am79C971 con-
troller will start the external PHY
s Auto-Negotiation
process. The Am79C971 controller will write to the ex-
ternal PHY
s Advertisement register with the following
conditions set: turn off the Next Pages support, set the
Technology Ability Field (See Appendix E for the Auto-
Negotiation register bit descriptions) from the external
PHY MII Status register read, and set the Type Selector
field to the IEEE 802.3 standard. The Am79C971 con-
troller will then write to the external PHY
s MII Control
register instructing the external PHY to negotiate the
link. The Am79C971 controller will poll the external
PHY
s MII Status register until the Auto-Negotiation
Complete bit is set to 1and the Link Status bit is set to
1. The Am79C971 controller will then wait a specific
time and then again read the external PHY
s MII Status
register. If the Am79C971 controller sees that the exter-
nal PHY
s link is down, it will try to bring up the external
PHY
s link manually as described above. A new read of
the external PHY
s MII Status register will be made to
see if the link is up. If the link does not come up as pro-
grammed after a specific time, the Am79C971 control-
ler will fail the external PHY link and start the process
again for the internal PHY. If the link has failed, the AUI
is enabled, but the Network Port Manager will still query
the external PHY for an active link.
Automatic Network Selection: Working with the
Micro Linear 6692
The final case that occurs is the hybrid condition that
does not fit neither the Auto-Negotiable case nor the
Non-Auto-Negotiable case. An example of this case is
the Micro Linear 6692 PHY. The Micro Linear 6692
PHY masquerades as an Auto-Negotiable PHY by pro-
viding Auto-Negotiation capabilities, but does not pro-
vide the 10BASE-T MAU. It relies on the MAC
controller, the Am79C971 controller in this case, to pro-
vide the 10BASE-T MAU for it. The Network Port Man-
ager handles this condition virtually the same way as
the Auto-Negotiable case, except for the final hand-
shake that enables the internal 10BASE-T MAU. After
the 6692 negotiates for the 10BASE-T MAU, it monitors
the link for Normal LInk Pulses (NLPs). If it sees the
NLPs, then it will report that it completed the Auto-Ne-
gotiation process. The Am79C971 controller will read
the MII and Auto-Negotiation registers to figure out
which port has been negotiated. At this point, the Net-
work Port Manager will enable the internal 10BASE-T
MAU, if that port has been negotiated, and complete
the first part of the handshake. The final part of the
handshake is to prevent the 6692 from renegotiating
the link without the Network Port Manager
s knowl-
edge. Connecting the LED0 pin to the 10BTRCV pin of
the 6692 will accomplish this. The LED0 reports the link
status from the internal TMAU. The Network Port Man-
ager monitors the internal link status, and knowing
when the 6692 will start to renegotiate the link, it will
stay in synchronization with the 6692.
Automatic Network Selection: Force External Reset
If the XPHYRST bit (BCR32, bit 6) is set to 1, then the
external case flow changes slightly. The Am79C971
controller will write to the external PHY
s MII Control
register with the RESET bit set to 1 (See
Appendix E,
Auto Negotiation Registers,
for the MII register bit de-
scriptions). This will force a complete reset of the exter-
nal PHY. The Am79C971 controller after a specific time
will poll the external PHY
s MII Control register to see if
the RESET bit is 0. After the RESET bit is cleared, then
the normal flow continues.
External Address Detection Interface
(EADI)
The EADI is provided to allow external address filtering
and to provide a Receive Frame Tag word for propri-
etary routing information. It is selected by setting the
EADISEL bit in BCR2 to 1. This feature is typically uti-
lized by terminal servers, bridges and/or router prod-
ucts. The EADI interface can be used in conjunction
with external logic to capture the packet destination ad-
dress from the serial bit stream as it arrives at the
Am79C971 controller, to compare the captured ad-
dress with a table of stored addresses or identifiers,
and then to determine whether or not the Am79C971
controller should accept the packet.
External Address Detection Interface: Internal PHY
The EADI interface outputs are delivered directly from
the NRZ decoded data and clock recovered by the
Manchester decoder. This allows the external address
detection to be performed in parallel with frame recep-
tion and address comparison in the MAC Station Ad-
dress Detection (SAD) block of the Am79C971
controller.
SRDCLK is provided to allow clocking of the receive bit
stream into the external address detection logic. Note
that when the 10BASE-T port is selected, transitions on
SRDCLK will only occur during receive activity. When
the AUI port is selected, transitions on SRDCLK will
occur during both transmit and receive activity. Once a
received frame commences and data and clock are
available from the decoder, the EADI logic will monitor
the alternating (
1,0
) preamble pattern until the two 1s
of the Start Frame Delimiter (SFD, 10101011 bit pat-
tern) are detected, at which point the SFBD output will
be driven HIGH.
相關(guān)PDF資料
PDF描述
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BVCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972 PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C971AKC 制造商:Advanced Micro Devices 功能描述:
AM79C971AVC 制造商:Advanced Micro Devices 功能描述:10/100 MBPS ETHERNET - Trays
AM79C971AVC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C971AVC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C971AWW WAF 制造商:Advanced Micro Devices 功能描述: