參數(shù)資料
型號(hào)： CS8952-IQZ
廠(chǎng)商： Cirrus Logic Inc
文件頁(yè)數(shù)： 49/81頁(yè)
文件大?。?/td> 0K
描述： IC TXRX 100/10 PHY 100TQFP
標(biāo)準(zhǔn)包裝： 90
類(lèi)型： 收發(fā)器
規(guī)程： MII
電源電壓： 4.75 V ~ 5.25 V
安裝類(lèi)型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-TQFP（14x14）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 759 (CN2011-ZH PDF)
其它名稱(chēng)： 598-1208
CS8952
CrystalLAN 100BASE-X and 10BASE-T Transceiver
53
DS206F1
9MF Preamble
Enable
Read/Write 0
When set, this bit will force all management frames
(via MDIO, MDC) to be preceded by a 32 bit pream-
ble pattern of contiguous ones to be considered
valid. When cleared, it allows management frames
with or without the preamble pattern. The status of
this register is (inversely) reflected in the MF Pream-
ble bit in the Basic Mode Status Register (address
01h).
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.
8
Fast Test
Read/Write 0
When set, internal timers are sped up significantly in
order to facilitate production test. Leave clear for
proper operation.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.
7
CLK25 Disable
Read/Write When TCM pin is
low, reset to 1;
otherwise, reset to
0
Setting this bit will disable (tri-state) the CLK25 out-
put pin, reducing digital noise and power consump-
tion.
6
Enable LT/100
Read/Write 1
When set, normal link status checking is enabled.
When clear, this bit forces the link status to Link OK
(at 100 Mb/s), and will assert the LINK_OK LED.
5
CIM Disable
Read/Write Reset to the logic
inverse of the
value on the
REPEATER pin.
When set, this bit forces the Carrier Integrity Monitor
function to be disabled. When low, the Carrier Integ-
rity Monitor function is enabled, and detection of an
unstable link will disable the receive and transmit
functions.
4
Tx Disable
Read/Write 0
When set, this bit forces the 10 Mb/s and 100 Mb/s
outputs to be inactive. When clear, normal transmis-
sion is enabled.
If Tx Disable is set while a packet is being transmit-
ted, transmission is completed and no subsequent
packets are transmitted until Tx Disable is cleared
again. Also, if Tx Disable is cleared while TX_EN is
high, the transmitter will remain disabled until TX_EN
is deasserted. This prevents fragments from being
transmitted onto the network.
BIT
NAME
TYPE
RESET
DESCRIPTION
相關(guān)PDF資料
PDF描述
CY8CLED04DOCD1-56LTXI IC POWERPSOC DEBUG 4CH 1A 56VQFN
CYG2217 IC MOD PHONE LINE WIRE 1.07" PCB
DAC312ER IC DAC 12BIT MULT HS 20-CDIP
DAC8143FPZ IC DAC 12BIT DAISYCHAIN 16DIP
DAC8228FSZ IC DAC 8BIT DUAL V-OUT 20SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS8952-IQZR 功能描述:以太網(wǎng) IC IC 100BASE-TX and 10BASE-T Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
CS8952T 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:100BASE E-X AND 10BASE-T TRANSCEIVER
CS8952T-CQ 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:100BASE E-X AND 10BASE-T TRANSCEIVER
CS8952T-IQ 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:100BASE E-X AND 10BASE-T TRANSCEIVER
CS8952T-IQR 制造商:Cirrus Logic 功能描述:ETHERNET TXRX SGL CHIP 1-PORT 5V 10MBPS/100MBPS 100TQFP - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*