- 您現在的位置：買賣IC網 > PDF目錄376976 > DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數資料
| 型號： | DS3160 |
| 元件分類： | 通信及網絡 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數： | 17/107頁 |
| 文件大小： | 592K |
| 代理商： | DS3160 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
DS3160
17 of 107
2.3 Receive Framer Signal Description
Signal Name:
Signal Description:
Signal Type:
This signal pulses for one FRCLK period to indicate a frame or multiframe boundary. When configured in
the frame mode, FRSOF indicates the position of the first bit (bit position 1) in each J2 frame. When
configured in the multiframe mode, FRSOF indicates the position of the first bit (bit position 1) in each J2
multiframe. This signal can be configured to be either active high (normal mode) or active low (inverted
mode). See Figure 2.3B.
FRSOF
Receive Framer Start-of-Frame Sync Signal
Output
Signal Name:
Signal Description:
Signal Type:
This signal outputs the clock that is used to pass data through the receive framer. It can be sourced from
either the recovered receive clock, MCLK, or FTCLK inputs. During an LIU loss of signal (LIULOS = 1),
the clock applied at MCLK (or FTCLK if MCLK is connected high) appears at this signal. This signal is
used to clock the receive data out of the device at the FRD output. Data can be either updated on a rising
edge (normal mode) or a falling edge (inverted mode).
FRCLK
Receive Framer Clock
Output
Signal Name:
Signal Description:
Signal Type:
This signal outputs data from the receive framer. This signal is updated either on the rising edge of
FRCLK (normal mode) or the falling edge of FRCLK (inverted mode). In addition, this signal can be
internally inverted. FRD is forced to all 1’s during a LOS and/or LOF condition.
FRD
Receive Framer Serial Data
Output
Signal Name:
Signal Description:
Signal Type:
This signal can be configured to either output a data enable or a gapped clock. In the data-enable mode,
this signal goes active when enabled timeslots are available at the FRD output and is inactive when
disabled timeslots or F-bits are being output at the FRD output. In the gapped clock mode, this signal
transitions for each bit contained in enabled timeslots and is suppressed for each bit of disabled timeslots
and the F-bits. This signal can be internally inverted (Figure 2.3A).
FRDEN
Receive Framer Serial Data-Enable or Gapped Clock Output
Output
Signal Name:
Signal Description:
Signal Type:
The DS3160 can be configured to use this asynchronous input to initiate an updating of the internal error
counters. A 0-to-1 transition on this input causes the device to begin loading the internal error counters
with the latest error counts. This signal must be returned low before a subsequent updating of the error
counters can occur. The host must wait at least 100ns before reading the error counters to allow the device
time to update the error counters.
FRMECU
Receive Framer Manual Error-Counter Update Strobe
Input
相關PDF資料 |
PDF描述 |
|---|---|
| DS3171 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3171N | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3172 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3172N | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
| DS3173 | Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS3161 | 功能描述:網絡控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS31612 | 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA - Trays |
| DS31612N | 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA IND - Trays |
| DS3161N | 功能描述:網絡控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3162 | 功能描述:網絡控制器與處理器 IC Dual ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。