參數(shù)資料
型號： DS3160
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù)： 75/107頁
文件大?。?/td> 592K
代理商： DS3160
DS3160
75 of 107
Register Name:
Register Description:
Register Address:
RHDLC
Receive HDLC FIFO
34h
Note:
When the CPU bus is operated in the 8-bit mode (CMS = 1), the host should always read the lower
byte (bits 0 to 7) first followed by the upper byte (bits 8 to 15).
Bit #
Name
Default
7
6
5
4
3
2
1
0
D7
0
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Bit #
Name
Default
15
N/A
0
14
N/A
0
13
N/A
0
12
N/A
0
11
PS1
0
10
PS0
0
9
8
CBYTE
0
OBYTE
0
Note 1:
Bits that are underlined are read-only; all other bits are read-write.
Note 2:
Packets with three or fewer bytes (including the CRC FCS) in between flags are invalid and the
data that appears in the FIFO in such instances is meaningless. If only one byte is received between flags,
then both the CBYTE and OBYTE bits are set. If two bytes are received, then OBYTE is set for the first
one received and CBYTE is set for the second byte received. If three bytes are received, then OBYTE is
set for the first one received and CBYTE is set for the third byte received. In all of these cases, the packet
status
is
PS0 = 0 / PS1 = 1, and the data in the FIFO should be ignored.
reported
as
Bits 0 to 7/Receive FIFO Data (D0 to D7).
Data from the receive FIFO can be read from these bits. D0
is the LSB and is received first while D7 is the MSB and is received last.
Bit 8/Opening Byte (OBYTE).
This bit is set to a 1 when the byte available at the D0 to D7 bits from the
receive FIFO is the first byte of an HDLC packet.
Bit 9/Closing Byte (CBYTE).
This bit is set to a 1 when the byte available at the D0 to D7 bits from the
receive FIFO is the last byte of an HDLC packet whether the packet is valid or not. The host can use the
PS0 and PS1 bits to determine if the packet is valid or not.
Bits 10 and 11/Packet Status Bits 0 and 1 (PS0 and PS1).
These bits are only valid when the CBYTE
bit is set to a 1. These bits inform the host of the validity of the incoming packet and the cause of the
problem if the packet was received in error.
PS1
PS0
PACKET
STATUS
Valid
Invalid
REASON FOR INVALID RECEPTION OF
THE PACKET
—
Corrupt CRC
Incoming packet was either too short (three or
fewer bytes including the CRC) or did not
contain an integral number of octets
Abort sequence detected
0
0
0
1
1
0
Invalid
1
1
Invalid
相關(guān)PDF資料
PDF描述
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3173 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3161 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31612 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA - Trays
DS31612N 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA IND - Trays
DS3161N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3162 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Dual ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*