參數(shù)資料
型號(hào): DS3160
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 2/107頁
文件大?。?/td> 592K
代理商: DS3160
DS3160
2 of 107
1. MAIN FEATURES
Line Interface Unit
Integrated transmit and receive 6312kbps line interface
Requires no special external components other than 1:1 transformers
Transmit and receive signal-monitor outputs
Transmit, receive, and monitor paths use the same transformer (1:1)
Nominal pulse waveform: 2V
o-p
±0.3V, 50% pulse width
Electrical characteristics in accordance with TTC Standard JT-G703
Adaptive receive equalizer adapts to coax cable loses from 0 to 15dB
Performs clock/data recovery and wave shaping
Transmit line-driver monitoring checks for faulty transmitter or a shorted output
Jitter attenuator that can be placed either in the receive path or the transmit path or disabled
On-board B8ZS coder/decoder with the option to be disabled
Analog and digital loopbacks
Analog loss of signal detector
Tri-state-capable transmit and signal monitor line drivers for power management options
Commercial temperature operating range: 0 C to +70 C
Framer/Formatter
Provides frame synchronization and insertion
Frame structure in accordance with TTC Standard JT-G704
Frame alignment and cyclic redundancy check (CRC) in accordance with TTC Standard JT-G706
Alarm detection and generation
AIS and RAI generation
Supports maintenance data link using an integrated HDLC controller
Supports generation of gapped receive and transmit clocks for interface to devices that only need
access to selected timeslots
Programmable fractional circuit rates:
– TS1-24 (1.5Mbps)
– TS1-48 (3Mbps)
– TS1-72 (4.5Mbps)
– TS1-96 (6Mbps)
Path-Maintenance Data-Link HDLC Controller
Designed to handle multiple LAPD messages without host intervention
256-byte receive and transmit buffers
Handles all of the normal Layer 2 tasks such as zero stuffing/destuffing, CRC generation/checking,
abort generation/checking, flag generation/detection, and byte alignment
Programmable high and low watermarks for the FIFO
相關(guān)PDF資料
PDF描述
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3173 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3161 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31612 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA - Trays
DS31612N 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA IND - Trays
DS3161N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3162 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Dual ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray