參數(shù)資料
型號: EWIXP455ABT
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 266 MHz, RISC PROCESSOR, PBGA544
封裝: LEAD FREE, PLASTIC, BGA-544
文件頁數(shù): 85/163頁
文件大小: 1123K
代理商: EWIXP455ABT
Functional Overview
May 2005
Intel IXP45X and Intel IXP46X Product Line of Network Processors Datasheet
28
Document Number: 306261-002
Byte-wide parity is an optional configuration of this interface in all modes of operation except:
Intel StrataFlash K3 synchronous-burst mode
HPI mode
At the de-assertion of reset, the 25-bit address bus is used to capture configuration information
from the levels that are applied to the pins at this time. External pull-up/pull-down resistors are
used to tie the signals to particular logic levels. (For additional details, see “Package Information”
on page 40.) If a signal is required to be placed into a pull-up state during this initialization period,
the IXP45X/IXP46X network processors contain internal weak pull-ups. Depending upon the
system design, pull-down resistors may be the only thing required.
3.1.10
High-Speed, Serial Interfaces
The high-speed, serial interfaces (HSS) are six-signal interfaces that support serial transfer speeds
from 512 KHz to 8.192 MHz, for some models of the IXP45X/IXP46X network processors. (For
processor-specific speeds, see Table 3 on page 19.)
Each interface allows direct connection of up to four T1/E1 framers and CODEC/SLICs to the
IXP45X/IXP46X network processors. The high-speed, serial interfaces are capable of supporting
various protocols, based on the implementation of the code developed for the network processor
engine core.
For a list of supported protocols, see the Intel
IXP400 Software Programmer’s Guide.
3.1.11
UARTs
The UART interfaces are a 16550-compliant UART with the exception of transmit and receive
buffers. Transmit and receive buffers are 64 bytes-deep versus the 16 bytes required by the
16550 UART specification.
The interfaces can be configured to support speeds from 1,200 Baud to 921 Kbaud. The interfaces
support configurations of:
Five, six, seven, or eight data-bit transfers
One or two stop bits
Even, odd, or no parity
The request-to-send (RTS_N) and clear-to-send (CTS_N) modem control signals also are available
with the interface for hardware flow control.
3.1.12
GPIO
There are 16 GPIO pins supported by the IXP45X/IXP46X network processors. GPIO pins 0
through 13 can be configured to be general-purpose input or general-purpose output. Additionally,
GPIO pins 0 through 12 can be configured to be an interrupt input.
GPIO Pin 14 can be configured similar to GPIO Pin 13 or as a clock output. The output-clock
configuration can be set at various speeds, up to 33 MHz, with various duty cycles. GPIO Pin 14 is
configured as an input, upon reset.
相關(guān)PDF資料
PDF描述
EX5-R-PL 16 CONTACT(S), MALE, COMBINATION LINE CONNECTOR, SOLDER
EXH2E106HR PLASTIC FILM CAPACITORS
EXH2E205HR PLASTIC FILM CAPACITORS
EXH2E255HR PLASTIC FILM CAPACITORS
EXH2E305HR PLASTIC FILM CAPACITORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EWIXP455BAC 制造商:Rochester Electronics LLC 功能描述:- Bulk
EWIXP460BAD 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
EWJKXA066A15 制造商:Panasonic Industrial Company 功能描述:CONTROL
EWK105BJ224MP-F 制造商:TAIYO YUDEN 功能描述:Cut Tape 制造商:Taiyo Yuden 功能描述:Ceramic capacitor LWDC 0402 220nF 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85 制造商:Taiyo Yuden 功能描述:Cap Ceramic 0.22uF 16V X5R 20% SMD 0204 85°C Paper T/R
EWK105BJ224MPHF 功能描述:CAP CER 0.22UF 16V X5R 0204 制造商:taiyo yuden 系列:LWDC?,LW 包裝:剪切帶(CT) 零件狀態(tài):在售 電容:0.22μF 容差:±20% 電壓 - 額定:16V 溫度系數(shù):X5R 工作溫度:-55°C ~ 85°C 特性:低 ESL 型(倒置結(jié)構(gòu)) 等級:AEC-Q200 應(yīng)用:汽車,旁通,去耦 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:0204(0610 公制) 大小/尺寸:0.020" 長 x 0.039" 寬(0.52mm x 1.00mm) 高度 - 安裝(最大值):- 厚度(最大值):0.014"(0.35mm) 引線間距:- 引線形式:- 標(biāo)準(zhǔn)包裝:1