參數(shù)資料
型號： GT- 32090
廠商： Galileo Technology Services, LLC
英文描述： Highly Integrated Single-Chip System Controller(高集成單片系統(tǒng)控制器)
中文描述： 高度集成的單芯片系統(tǒng)控制器（高集成單片系統(tǒng)控制器）
文件頁數(shù)： 11/67頁
文件大?。?/td> 524K
代理商： GT- 32090
GT-32090 System Controller For i960JX Processors
19
Galileo
Technology, Inc.
3.6 DRAM Parameters
This register specifies the DRAM timing parameters and the DRAM’s refresh type support. The parameter BanknRef
which configures the refresh type support, can be set for each DRAM bank independently. The DRAM state machines
are optimized to different bus frequencies. In order to control the number of cycles to first data, the ADFreq bits should
be set according to the bus frequency.
DRAM Parameters, Offset: 0x424
3.7 Device Parameters
Device parameters can be different for each bank. The shape of the different control signals that are active in a device
access can be programmed. The access time (in number of cycles) of the device during read accesses should be pro-
grammed into the AccToFirst field, to set the time data from the device will be ready to be sampled by the CPU or by
the GT-32090. AccToNext should be programmed with the time data from the device can be sampled in consecutive
accesses during burst accesses. The DevCS* will be deasserted after the last data is latched and to prevent bus con-
tention the TurnOff field specifies the number of cycles (from the deassertion of DevCS*) to the beginning of the next
bus transaction. The write signals pulse can be shaped as well. The parameters specify the number of cycles from the
Bits
Field name
Function
Initial Value
0
Type
DRAM type used.
0 - Standard page mode
1 - EDO
0x0
1
Latch
Defines whether the DRAM has an external latch on
its data lines or not.
0 - No external latch
1 - With external latch
0x0
3:2
ADFreq
Processor bus frequency.
00 - 16MHz
01 - 20MHz
10 - 25MHz
11 - 33MHz
0x11
5:4
Bank0Ref
DRAM refresh type support.
00 - 1/2K Refresh (9 bits row, 9 to 11 bits column)
01 - 1K Refresh (10 bits row, 9 to 11 bits column)
10 - 2K Refresh (11 bits row, 9 to 11 bits column)
11 - Not used
0x0
7:6
Bank1Ref
DRAM refresh type support.
00 - 1/2K Refresh (9 bits row, 9 to 11 bits column)
01 - 1K Refresh (10 bits row, 9 to 11 bits column)
10 - 2K Refresh (11 bits row, 9 to 11 bits column)
11 - Not used
0x0
9:8
Bank2Ref
DRAM refresh type support.
00 - 1/2K Refresh (9 bits row, 9 to 11 bits column)
01 - 1K Refresh (10 bits row, 9 to 11 bits column)
10 - 2K Refresh (11 bits row, 9 to 11 bits column)
11 - Not used
0x0
11:10
Bank3Ref
DRAM refresh type support.
00 - 1/2K Refresh (9 bits row, 9 to 11 bits column)
01 - 1K Refresh (10 bits row, 9 to 11 bits column)
10 - 2K Refresh (11 bits row, 9 to 11 bits column)
11 - Not used
0x0
相關(guān)PDF資料
PDF描述
GT-48001A Switched Ethernet Controller For 10BaseX(10BaseX交換式快速以太網(wǎng)控制器)
GT-48002A Switched Fast Ethernet Controller for 100BaseX(100BaseX交換式快速以太網(wǎng)控制器)
GT-48004A Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器)
GT-48006A Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、雙端口10/100Mbps以太網(wǎng)橋式/交換式控制器)
GT-48207 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT-32090-A0-PBN-C000 制造商:Marvell 功能描述:
GT3-20DP-2.5DSA 制造商:HRS 制造商全稱:HRS 功能描述:Antenna, Sensor, and Communications Trunk Line Connections
GT321 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 220pF 3000V SL 5% (20 X 6mm) Radial 9.5mm 85°C
GT32-10P-1.5H 制造商:Hirose 功能描述:
GT32-10S-6/CR-MP 制造商:Hirose 功能描述:902-5118-4-00 EACH 制造商:Hirose 功能描述:GT32-10S-6/CR-MP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*