- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67672 > GT- 32090 (Galileo Technology Services, LLC) Highly Integrated Single-Chip System Controller(高集成單片系統(tǒng)控制器) PDF資料下載
參數(shù)資料
| 型號： | GT- 32090 |
| 廠商： | Galileo Technology Services, LLC |
| 英文描述： | Highly Integrated Single-Chip System Controller(高集成單片系統(tǒng)控制器) |
| 中文描述： | 高度集成的單芯片系統(tǒng)控制器（高集成單片系統(tǒng)控制器） |
| 文件頁數(shù)： | 21/67頁 |
| 文件大?。?/td> | 524K |
| 代理商： | GT- 32090 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
GT-32090 System Controller For i960JX Processors
28
Galileo
Technology, Inc.
Channel 0 Mode, Offset: 0xc08
Bits
Field name
Function
Initial Value
0
DMASel
Selects if the DMA is to an SIO device or to an AD bus
device.
0 - AD bus DMA
1 - SIO bus DMA
0x0
1
BusWid
The data path width of the device on the SIO.
0 - 8-bits
1 - 16-bits
0x0
2
Endian
Defines the device byte ordering.
0 - Little endian
1 - Big endian
0x0
3
ArbBound
This bit defines whether the channel arbitrates for the
SIO bus during a DMA operation every access (byte
or 16-bit word) or only when the DMA is finished pack-
ing or unpacking its register.
0 - Every access
1 - Every word
0x0
4
BurstMode
Selects if the DMAAck* corresponding to this channel
will stay LOW through a burst DMA or will be deas-
serted after every read or write. In Burst Mode, the
strobe signal (i.e. SWr*, SRd*) is deasserted for one
cycle during the access.
0 - DMAAck* does not stay LOW
1 - DMAAck* stays LOW
0x0
5
WrRd
Defines the DMA direction.
0 - Read from an SIO device
1 - Write to an SIO device
0x1
9:6
PulsWid
Pulse width, the number of cycles the SRd* or SWr*
signals will be asserted. The actual number will be
n+1.
0xf
11:10
TOWid
Turn-Off width, the number of cycles between the
deassertion of the SCS* corresponding to this chan-
nel in a read access and
a) the start of a read cycle to a PCMCIA card or to an
SIO device, or
b) a write access to a PCMCIA card or an SIO device.
0x3
12
DMAReqPol
Selects the polarity of the DMAReq signal corre-
sponding to this channel.
0 - Active HIGH
1 - Active LOW
0x0
13
TotalMask
When this bit is ‘1’ the corresponding DMAReq is
masked.
0 - Enable DMA request.
1 - Mask DMA request.
0x1
14:17
ByteEn
Byte enables of the packing/unpacking register.
These bits are read only. This field is only relevant for
unpacking.
oxf
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT-48001A | Switched Ethernet Controller For 10BaseX(10BaseX交換式快速以太網(wǎng)控制器) |
| GT-48002A | Switched Fast Ethernet Controller for 100BaseX(100BaseX交換式快速以太網(wǎng)控制器) |
| GT-48004A | Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器) |
| GT-48006A | Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、雙端口10/100Mbps以太網(wǎng)橋式/交換式控制器) |
| GT-48207 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT-32090-A0-PBN-C000 | 制造商:Marvell 功能描述: |
| GT3-20DP-2.5DSA | 制造商:HRS 制造商全稱:HRS 功能描述:Antenna, Sensor, and Communications Trunk Line Connections |
| GT321 | 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 220pF 3000V SL 5% (20 X 6mm) Radial 9.5mm 85°C |
| GT32-10P-1.5H | 制造商:Hirose 功能描述: |
| GT32-10S-6/CR-MP | 制造商:Hirose 功能描述:902-5118-4-00 EACH 制造商:Hirose 功能描述:GT32-10S-6/CR-MP |
發(fā)布緊急采購，3分鐘左右您將得到回復。