參數(shù)資料
型號： IDT88K8483BRI
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 20/162頁
文件大?。?/td> 0K
描述： IC SPI-4 EXCHANGE 3PORT 672-BGA
標準包裝： 24
系列： *
其它名稱： 88K8483BRI
116 of 162
October 20, 2006
IDT IDT88K8483
SPI-4 Egress Calendar Switch Control Register
SPI-4 Egress Fill Level Register
There are two registers for SPI-4 main interface.
SPI-4 Egress Max Fill Level Register
There are two registers for SPI-4 main interface.
Field
Read /
Write
Bits
Length Reset
State
Description
E_CSW_EN
R/W
0:0
1
0
The engress calendar switch enable bit is used to enable the switching of the active
calendars following the reception of the calendar selection word on the status
channel.
0:Egress calendar switch is disabled. Only SPI-4 egress calendar 0 is used.
1:Egress calendar switch is enabled. Calendar 0 or calendar 1 will automatically be
selected depending on the value of the received calendar selection words.
CAL_ID
R
0:1
1
0
MSB of calendar ID word
E_DIP_CSW
R/W
0:2
1
This field describes the DIP-2 computation method of the received DIP-2 on the sta-
tus channel. It is based on the selection of calendar 0 or calendar 1.Refer to
Table 67 page 110 for a detailed explanation.
Note: Refer to the OIF SPI-4 implementation agreement (OIF-SPI-4-02.1) for more details about calendar implementation.
Table 82
SPI-4 Egress Calendar Switch Control Register (Block Base = 0x0800, Register Offset=0x08)
Field
Read /
Write
Bits
Length Reset
State
Description
FILL_CUR
R
0:0-0:3
4
0
Indicates the current fill level of the egress locker. Since this is a real-time register,
the value read from it will change rapidly and is used for internal diagnostics only
Table 83 SPI-4 Egress Fill Level Register (Block Base=0x0800, Register Offset = 0x0B and 0x0C)
Field
Read /
Write
Bits
Length Reset
State
Description
FILL_MAX
R/C
0:0-0:3
4
0
Indicates the maximum fill level of the egress locker since the time of the last read of
this register. This register is cleared after reading.
Table 84 SPI-4 Egress Max Fill Level Register (Block Base =0x0800, Register Offset = 0x0D and 0x0E)
相關(guān)PDF資料
PDF描述
IDT88P8341BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8342BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8344BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT89H24NT24G2ZBHLG IC PCI SW 24LANE 24PORT 324BGA
IDT89HPES16NT2ZBBCG IC PCI SW 16LANE 2PORT 484-CABGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT88P8341BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8341BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8342BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8342BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8344 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*