參數(shù)資料
型號： IDT88K8483BRI
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 21/162頁
文件大小： 0K
描述： IC SPI-4 EXCHANGE 3PORT 672-BGA
標準包裝： 24
系列： *
其它名稱： 88K8483BRI
117 of 162
October 20, 2006
IDT IDT88K8483
SPI-4 Histogram Measure Launch Register
SPI-4 Histogram Measure Status Register
SPI-4 Histogram Counter Register
Field
Read /
Write
Bits
Length Reset
State
Description
LANE
R/W
0:0-0:4
5
0
LANE field selects the SPI-4 ingress datapath lanes, control lane or SPI-4 egress
associated status channel lanes that will use manual bit alignment.
0:SPI-4 ingress DATA0 lane selected for measurement.
x:SPI-4 ingress DATAx lane selected for measurement.
15:SPI-4 ingress DATA15 lane selected for measurement.
16:SPI-4 ingress CTL selected for measurement.
17:SPI-4 egress status 0 lane selected for measurement.
18:SPI-4 egress status 1 lane selected for measurement.
Note: The manual bit alignment is a edge transition histogram measure process. Please refer to Figure 15(Ingress block diagram) and subsequent description for
histogram overview. In normal operation bit alignment is automatic and these registers are not used.
Table 85
SPI-4 Histogram Measure Launch Register (Block Base=0x0900 Register Offset=0x00)
Field
Read /
Write
Bits
Length Reset
State
Description
BUSY
R
0:0
1
0
This field is used to observe when the LANE process in Table 85 is busy for manual
lane assignment procedures and is self cleared when the process completes.The
BUSY field is intended for diagnostics only and is not needed for normal operation.
0:Lane process is complete.
1:Lane process is busy.
ERROR
R
0:1
1
0
This field indicates the result after the manual bit alignment (LANE process) is com-
pleted.
0:Successful measure. This field is auto cleared when a new measure is launched.
1:Aborted indication.
Table 86
SPI-4 Histogram Measure Status Register (Block Base=0x0900 Register Offset=0x01)
Field
Read /
Write
Bits
Length Reset
State
Description
C[n]
R
0:0-1:1
10
0
This register holds the histogram measured value. There are 10 registers which
keep the statistic value of a HISTOGRAM measure for a particular lane until a new
measure is launched. These values indicate the eye opening and jitter for each
measured lane.The counter value is used to select the TAP inTable 88.
Table 87
SPI-4 Histogram Counter Register (Block Base=0x0900 Register Offset=0x02-0x0B)
相關(guān)PDF資料
PDF描述
IDT88P8341BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8342BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT88P8344BHI IC SPI3-SPI4 EXCHANGE 820-PBGA
IDT89H24NT24G2ZBHLG IC PCI SW 24LANE 24PORT 324BGA
IDT89HPES16NT2ZBBCG IC PCI SW 16LANE 2PORT 484-CABGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT88P8341BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8341BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8342BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8342BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8344 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*