- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377488 > IDT88P8344 (Integrated Device Technology, Inc.) SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 PDF資料下載
參數(shù)資料
| 型號： | IDT88P8344 |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| 中文描述： | SPI交換4 ×的SPI - 3至SPI - 4期1.0 |
| 文件頁數(shù)： | 75/98頁 |
| 文件大?。?/td> | 601K |
| 代理商： | IDT88P8344 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
75
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIAL TEMPERATURE RANGE
APRIL 10, 2006
DIP_2
The DIP_2 field is used to read the number of DIP-2 errors seen on
the SPI-4 egress status interface. The DIP_2 field saturates at the value
0xFFFF, and is automatically cleared after reading to re-start DIP-2 error
counter accumulation.
9.4.9 Common module block base 0x0800 registers
SPI-4 ingress bit alignment window register
(Block_base 0x0800 + Register_offset 0x00)
TABLE 110 - SPI-4 INGRESS BIT ALIGNMENT
WINDOW REGISTER (REGISTER_OFFSET 0x00)
The SPI-4 ingress bit alignment window register is addressed fromBlock_base
0x0800 + Register_offset 0x00. The SPI-4 ingress bit alignment window register
has read and write access. The SPI-4 ingress bit alignment window register is
used in manual bit alignment procedures and it is recommended to leave the
W field at its initial value.
W
The W field is used to define the width of the SPI-4 ingress bit alignment
observation window by setting the time between bit alignment operations.
SPI-4 ingress lane measure register (Block_base
0x0800 + Register_offset 0x01)
TABLE 111 - SPI-4 INGRESS LANE MEASURE
REGISTER (REGISTER_OFFSET 0x01)
The SPI-4 ingress lane measure register is addressed fromBlock_base
0x0800 + Register_offset 0x01. The SPI-4 ingress lane measure register has
read and write access. SPI-4 ingress lane measure register is used in manual
bit alignment procedures and it is recommended to leave the SPI-4 ingress lane
measure register at its initial value.
LANE
The LANE field is used to manually control the measurement of SPI-
4 ingress data lane alignment. The LANE field is intended for diagnostics only
and is not needed in normal operation.
0=DATA0 lane selected for measurement
x=DATAx lane selected for measurement
15=DATA15 lane selected for measurement
16=CTL selected for measurement
17=Egress status 0 selected for measurement
18=Egress status 1 selected for measurement
19=Chip test feature not available for diagnostics
MEASURE_BUSY
when the LANE process is busy for manual lane assignment procedures. The
MEASURE_BUSY field is intended for diagnostics only and is not needed for
normal operation.
0=Normal operation
1=Lane process is busy
The MEASURE_BUSY field is used to observe
SPI-4 ingress bit alignment counter register
(Block_base 0x0800 + Register_offset 0x02 – 0x0B)
TABLE 112 - SPI-4 INGRESS BIT ALIGNMENT
COUNTER REGISTER (0x02 to 0x0B)
Field
Bits
C[n]
9:0
The SPI-4 ingress bit alignment counter registers at Block_base 0x0800 are
read-only and contains the values of the bit alignment counters used for manual
lane alignment . The registers are intended for diagnostics only and are not needed in
normal operation.
SPI-4 ingress manual alignment phase/result
register (Block_base 0x0800 + Register_offset
0x0C – 0x1F)
TABLE 113 - SPI-4 INGRESS MANUAL ALIGNMENT
PHASE/RESULT REGISTER (0x0C to 0x1F)
Field
Bits
PHASE_ASSIGN
7:0
The SPI-4 ingress manual alignment phase/result registers at Block_base
0x0800 have read and write access. A SPI-4 ingress manual alignment phase/
result register is used to manually align the phase of the data lane, control lane,
status lanes, and a test lane corresponding to its register in turn and is intended
for diagnostics only and is not needed in normal operation. If the FORCE field
of Table 99, SPI-4 ingress bit alignment control register (register_offset 0x11)
is set to a logic one, manual phase alignment is enabled. If the FORCE field is
set to a logic zero, normal automatic phase alignment is enabled, and the result
can be viewed here. There are five center taps to choose from plus two guard
taps on either side of the center, per data bit sampled. The oldest data sample
is at tap 8 ("right"), while the newest data sample is at tap 0 ("left"). Taps 0 and
1 are the left margin taps for tracking purposes, while taps 7 and 8 are the right
margin taps. A tap between 2 to 7 is initially selected in automatic mode. See
Figure 7-Data sampling diagram Register 0x0C is used for lane DATA0.
PHASE_ASSIGN [3:0]
Used for selecting the bit phase corresponding to the rising clock edge of
I_DCLK. The four bits number the phases from0 to 8, relative to the positively-
clocked bit.
PHASE_ASSIGN [7:4]
Used for selecting the bit phase corresponding to the falling clock edge of
I_DCLK. The four bits number the phases from0 to 8, relative to the negatively-
clocked bit.
SPI-4 egress data lane timing register (Block_base
0x0800 + Register_offset 0x2A)
TABLE 114 - SPI-4 EGRESS DATA LANE TIMING
REGISTER (REGISTER_OFFSET 0x2A)
Field
Bits
4:0
7:5
8
Length
5
3
1
Initial Value
0
0
0
LANE
Reserved
MEASURE_BUSY
Field
Bits
15:0
Length
16
Initial Value
0xFFFF
W
Length
10
Initial Value
0
Field
Bits
1:0
3:2
..
31:30
Length
2
2
2
2
Initial Value
0
0
0
0
DTC0[1:0]
DTC1[1:0]
…
DTC15[1:0]
The SPI-4 egress data lane timng register at Block_base 0x0800 +
Register_offset 0x2A has read and write access. The SPI-4 egress data lane
Length
8
Initial Value
0
相關PDF資料 |
PDF描述 |
|---|---|
| IDT88P8344BHGI | SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| IDTAMB0480 | ADVANCED MEMORY BUFFER FOR FULLY BUFFERED DIMM MODULES |
| IDTCSP2510DPGI | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSP2510DPG | SENSOR OPTICAL SLOTTED 1.0MM |
| IDTCSP2510D | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT88P8344BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復。