參數(shù)資料
型號: LMK04000BEVALXO
廠商: National Semiconductor
文件頁數(shù): 4/65頁
文件大小: 0K
描述: BOARD EVAL PREC CLOCK PLL XO
標準包裝: 1
系列: PowerWise®
主要目的: 計時,時鐘調(diào)節(jié)器
嵌入式:
已用 IC / 零件: LMK04000
主要屬性: 122.88 MHz 晶體
次要屬性: 集成式 PLL 和 VCO
已供物品: 板,線纜
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Electrical Characteristics (continued)
(3.15 V
≤ VCC ≤ 3.45 V, -40 °C ≤ TA ≤ 85 °C. Typical values represent most likely parametric norms at VCC = 3.3 V, TA = 25
°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Internal VCO Closed Loop Phase Noise and Jitter Specifications using an Instrumentation Quality VCXO
Offset = 1 kHz
-111
Offset = 10kHz
-119
LMK040x0 (13)
Offset = 100 kHz
-121
fVCO = 1200 MHz
SSB Phase Noise
Offset = 1 MHz
-133
dBc/Hz
PLL2 = Closed Loop
Offset = 10 MHz
-157
Measured at Fout
Offset = 20 MHz
-162
Offset = 40 MHz
-165
Offset = 1 kHz
-110
Offset = 10 kHz
-117
LMK040x1 (14)
Offset = 100 kHz
-120
fVCO = 1500 MHz
SSB Phase Noise
Offset = 1 MHz
-132
dBc/Hz
PLL2 = Closed Loop
Offset = 10 MHz
-156
Measured at Fout
Offset = 20 MHz
-160
Offset = 40 MHz
-163
L(f)Fout
Offset = 1 kHz
-111
Offset = 10 kHz
-118
LMK040x2 (15)
Offset = 100 kHz
-120
fVCO = 1600 MHz
SSB Phase Noise
Offset = 1 MHz
-132
dBc/Hz
PLL2 = Closed Loop
Offset = 10 MHz
-156
Measured at Fout
Offset = 20 MHz
-162
Offset = 40 MHz
-165
Offset = 1 kHz
-107
Offset = 10 kHz
-114
LMK040x3 (16)
Offset = 100 kHz
-117
fVCO = 2000 MHz
SSB Phase Noise
Offset = 1 MHz
-126
dBc/Hz
PLL2 = Closed Loop
Offset = 10 MHz
-152
Measured at Fout
Offset = 20 MHz
-156
Offset = 40 MHz
-160
(13) For LMK040x0, fVCO = 1200 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 3, N2 = 5, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW =
268 kHz, PM = 75°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
(14) For LMK040x1, fVCO = 1500 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 3, N2 = 5, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW =
268 kHz, PM = 75°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
(15) For LMK040x2, fVCO = 1600 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 2, N2 = 8, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW =
252 kHz, PM = 76°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
(16) For LMK040x3, fVCO = 2000 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 2, N2 = 10, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW
= 434 kHz, PM = 69°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
12
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
380LX822M063A032 CAP ALUM 8200UF 63V 20% SNAP
A3CKB-3036M IDC CABLE - AKC30B/AE30M/APK30B
381LX391M400A042 CAP ALUM 390UF 400V 20% SNAP
ECM06DTMN-S664 CONN EDGECARD 12POS R/A .156
M3UYK-2606J IDC CABLE - MKS26K/MC26G/MPD26K
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMK04000BISQ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04000BISQ/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04000BISQE 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R
LMK04000BISQE/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04000BISQX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs