- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16185 > LMK04000BEVALXO (National Semiconductor)BOARD EVAL PREC CLOCK PLL XO PDF資料下載
參數(shù)資料
| 型號(hào)： | LMK04000BEVALXO |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 50/65頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL PREC CLOCK PLL XO |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerWise® |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘調(diào)節(jié)器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LMK04000 |
| 主要屬性： | 122.88 MHz 晶體 |
| 次要屬性： | 集成式 PLL 和 VCO |
| 已供物品： | 板，線纜 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
CLKoutX
CLKoutX*
1
2
0
:
1
2
0
:
0.1 PF
50: Trace
5
0
:
Load
5
0
:
LVPECL
Driver
CLKoutX
CLKoutX*
:
50: Trace
1
2
0:
Load
Vcc
8
2:
1
2
0:
Vcc
LVPECL
Driver
8
2
CLKoutX
CLKoutX*
50:
50: Trace
5
0:
Load
Vcc - 2V
LVPECL
Driver
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Termination for Single-Ended Operation
A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an
unbalanced, single-ended signal.
It is possible to use an LVPECL driver as one or two separate 800 mVpp signals. When using only one LVPECL
driver of a CLKoutX/CLKoutX* pair, be sure to properly terminated the unused driver. When DC coupling one of
the LMK04000 family clock LVPECL drivers, the termination should be 50
The Thevenin equivalent circuit is also a valid termination as shown in Figure 25 for Vcc = 3.3 V.
Figure 24. Single-Ended LVPECL Operation, DC Coupling
Figure 25. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent
When AC coupling an LVPECL driver use a 120
Ω emitter resistor to provide a DC path to ground and ensure a
50
Ω termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL
receivers is 2 V (See Driving CLKin Pins with a Single-Ended Source). If the companion driver is not used it
should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-
ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or
phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and
proper operation. The internal 50
Ω termination of the test equipment correctly terminates the LVPECL driver
being measured as shown in Figure 26.
Figure 26. Single-Ended LVPECL Operation, AC Coupling
54
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 380LX822M063A032 | CAP ALUM 8200UF 63V 20% SNAP |
| A3CKB-3036M | IDC CABLE - AKC30B/AE30M/APK30B |
| 381LX391M400A042 | CAP ALUM 390UF 400V 20% SNAP |
| ECM06DTMN-S664 | CONN EDGECARD 12POS R/A .156 |
| M3UYK-2606J | IDC CABLE - MKS26K/MC26G/MPD26K |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMK04000BISQ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04000BISQ/NOPB | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04000BISQE | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK04000BISQE/NOPB | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04000BISQX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。