參數(shù)資料
型號： LMK04000BEVALXO
廠商： National Semiconductor
文件頁數(shù)： 64/65頁
文件大?。?/td> 0K
描述： BOARD EVAL PREC CLOCK PLL XO
標(biāo)準(zhǔn)包裝： 1
系列： PowerWise®
主要目的： 計時，時鐘調(diào)節(jié)器
嵌入式： 否
已用 IC / 零件： LMK04000
主要屬性： 122.88 MHz 晶體
次要屬性： 集成式 PLL 和 VCO
已供物品： 板，線纜
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Electrical Characteristics (continued)
(3.15 V
≤ VCC ≤ 3.45 V, -40 °C ≤ TA ≤ 85 °C. Typical values represent most likely parametric norms at VCC = 3.3 V, TA = 25
°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VCPout1=VCC/2, PLL1_CP_GAIN
-25
= 100b
VCPout1=VCC/2, PLL1_CP_GAIN
-50
= 101b
VCPout1=VCC/2, PLL1_CP_GAIN
-100
= 110b
VCPout1=VCC/2, PLL1_CP_GAIN
PLL1 Charge Pump Sink
-400
ICPout1 SINK
A
= 111b
Current (5)
PLL1_CP_GAIN = 000b
NA
PLL1_CP_GAIN = 001b
NA
VCPout1=VCC/2, PLL1_CP_GAIN
-20
= 010b
VCPout1=VCC/2, PLL1_CP_GAIN
-80
= 011b
Charge Pump Sink / Source
ICPout1 %MIS
VCPout1 = VCC/2, T = 25 °C
3
10
%
Mismatch
Magnitude of Charge Pump
0.5 V < VCPout1 < VCC - 0.5 V
ICPout1VTUNE
Current vs. Charge Pump
4
%
TA = 25 °C
Voltage Variation
Charge Pump Current vs.
ICPout1 %TEMP
4
%
Temperature Variation
Charge Pump TRI-STATE
PLL1 ICPout1 TRI
0.5 V < VCPout < VCC - 0.5 V
5
nA
Leakage Current
PLL2 Reference Input (OSCin) Specifications
EN_PLL2_REF 2X = 0
250
PLL2 Reference Input
(7)
fOSCin
MHz
(6)
EN_PLL2_REF 2X = 1
50
PLL2 Reference Clock
SLEWOSCin
20% to 80%
0.15
0.5
V/ns
minimum slew rate on OSCin
AC coupled; Single-ended
Input Voltage for OSCin or
VOSCin (Single-ended)
(Unused pin AC coupled to
0.2
2.0
Vpp
OSCin*
GND)
VOSCin (Differential)
Differential voltage swing
AC coupled
0.4
3.1
Vpp
Crystal Oscillator Mode Specifications
fXTAL
Crystal Frequency Range
6
20
MHz
Crystal Effective Series
ESR
6 MHz < FXTAL < 20 MHz
100
Ohms
Resistance
Vectron VXB1 crystal, 12.288
PXTAL
Crystal Power Dissipation (8)
200
W
MHz, RESR < 40 Ω
Input Capacitance of
CIN
-40 to +85 °C
6
pF
LMK040xx OSCin port
PLL2 Phase Detector and Charge Pump Specifications
fPD
Phase Detector Frequency
100
MHz
(6)
FOSCin maximum frequency guaranteed by characterization. Production tested at 200 MHz.
(7)
The EN_PLL2_REF2X bit (Register 13) enables/disables a frequency doubler mode for the PLL2 OSCin path.
(8)
See Application Section discussion of Crystal Power Dissipation.
8
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
380LX822M063A032 CAP ALUM 8200UF 63V 20% SNAP
A3CKB-3036M IDC CABLE - AKC30B/AE30M/APK30B
381LX391M400A042 CAP ALUM 390UF 400V 20% SNAP
ECM06DTMN-S664 CONN EDGECARD 12POS R/A .156
M3UYK-2606J IDC CABLE - MKS26K/MC26G/MPD26K
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMK04000BISQ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04000BISQ/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04000BISQE 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R
LMK04000BISQE/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04000BISQX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*