參數資料
型號: M58WR128EBZB
廠商: 意法半導體
英文描述: 128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
中文描述: 128兆位和8Mb × 16,多銀行,突發(fā)1.8V電源快閃記憶體
文件頁數: 62/87頁
文件大小: 1113K
代理商: M58WR128EBZB
65/87
Table 38. Primary Algorithm-Specific Extended Query Table
Offset
Data
Description
Value
(P)h = 39h
0050h
Primary Algorithm extended Query table unique ASCII string “PRI”
"P"
0052h
"R"
0049h
"I"
(P+3)h = 3Ch
0031h
Major version number, ASCII
"1"
(P+4)h = 3Dh
0030h
Minor version number, ASCII
"0"
(P+5)h = 3Eh
00E6h
Extended Query table contents for Primary Algorithm. Address (P+5)h
contains less significant byte.
bit 0
Chip Erase supported
(1 = Yes, 0 = No)
bit 1
Erase Suspend supported
(1 = Yes, 0 = No)
bit 2
Program Suspend supported
(1 = Yes, 0 = No)
bit 3
Legacy Lock/Unlock supported
(1 = Yes, 0 = No)
bit 4
Queued Erase supported
(1 = Yes, 0 = No)
bit 5
Instant individual block locking supported (1 = Yes, 0 = No)
bit 6
Protection bits supported
(1 = Yes, 0 = No)
bit 7
Page mode read supported
(1 = Yes, 0 = No)
bit 8
Synchronous read supported
(1 = Yes, 0 = No)
bit 9
Simultaneous operation supported
(1 = Yes, 0 = No)
bit 10 to 31 Reserved; undefined bits are ‘0’. If bit 31 is ’1’ then another 31
bit field of optional features follows at the end of the bit-30
field.
No
Yes
No
Yes
0003h
(P+7)h = 40h
0000h
(P+8)h = 41h
0000h
(P+9)h = 42h
0001h
Supported Functions after Suspend
Read Array, Read Status Register and CFI Query
bit 0
Program supported after Erase Suspend (1 = Yes, 0 = No)
bit 7 to 1
Reserved; undefined bits are ‘0’
Yes
(P+A)h = 43h
0003h
Block Protect Status
Defines which bits in the Block Status Register section of the Query are
implemented.
bit 0
Block protect Status Register Lock/Unlock bit active(1=Yes, 0 =No)
bit 1
Block Lock Status Register Lock-Down bit active (1=Yes, 0 =No)
bit 15 to 2
Reserved for future use; undefined bits are ‘0’
Yes
(P+B)h = 44h
0000h
(P+C)h = 45h
0018h
VDD Logic Supply Optimum Program/Erase voltage (highest performance)
bit 7 to 4HEX value in volts
bit 3 to 0BCD value in 100 mV
1.8V
(P+D)h = 46h
00C0h
VPP Supply Optimum Program/Erase voltage
bit 7 to 4HEX value in volts
bit 3 to 0BCD value in 100 mV
12V
相關PDF資料
PDF描述
M5913 COMBINED SINGLE CHIP PCM CODEC AND FILTER
M5913B1 COMBINED SINGLE CHIP PCM CODEC AND FILTER
M5F78M05 5 V FIXED POSITIVE REGULATOR, PSFM3
M5F78M06 6 V FIXED POSITIVE REGULATOR, PSFM3
M5F78M08 8 V FIXED POSITIVE REGULATOR, PSFM3
相關代理商/技術參數
參數描述
M58WR128ET 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR128ET10ZB6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR128ET70ZB6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR128ET80ZB6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR128ETZB 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory