參數(shù)資料
型號(hào): MC68HC05G3
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80
封裝: QFP-80
文件頁(yè)數(shù): 123/128頁(yè)
文件大小: 290K
代理商: MC68HC05G3
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)當(dāng)前第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Page 84
MOTOROLA
Section 8: TIMER SYSTEM
MC68HC05G3 (705G4) Specification Rev. 1.1
8.2
TIMER 2
Timer 2 is an 8-bit event counter which has one compare register, event input pin (EVI),
and event output pin (EVO). The event counter is clocked by the external clock (EXCLK)
or prescaled system clock (CLK2) that is selected by the T2CLK bit in the TCR2 register.
The EXCLK may be EVI direct or EVI gated by CLK2, which is selected by the IM2 bit at
the EVI block. (Refer to the EVI description.)
Timer 2 may be used as a modulus clock divider with EVO pin, free-running counter (when
compare register is $00), or periodic interrupt timer.
The timer counter 2 is an 8-bit up counter with preset input. The counter is preset to $01 by
the CMP2 signal from the comparator or a CPU write to this counter (TCNT2), done while
the system clock (PHI2) is low.
The CLK2 from the prescaler or the EXTCLK from the EVI block are selected as timer clock
by the T2CLK bit in the TCR2 register. The CLK2 and the EXCLK are synchronized to the
falling edge of system clock in the prescaler and the EVI blocks. The minimum pulse width
of CLK2 is the same as the system clock, and the minimum pulse width of EXCLK (event
mode) is one PHI2 cycle. When the EXCLK (event mode) is selected, 50% duty is not
guaranteed.
Figure 8-3: Timer 2 Block Diagram
The counter is incremented by the falling edge of the timer clock and the period between
two falling edges is defined as one timer cycle in the following description.
The compare register (OC2) is provided for the comparison with the timer counter. The
OC2 data is transferred to the buffer register when the counter is preset by the CPU write
or the compare output (CMP2). Actually, this buffer register is compared with the timer
counter.
COUNTER 2
COMPARATOR 2
REGISTER (OC2)
BUFFER 2
S
E
L
(TRANSFER)
($01)
0
1
COUNTER
WRITE
CLK2
EXCLK
T2CLK
CMP2
TIMCLK
相關(guān)PDF資料
PDF描述
MC68HC705J5ACJP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP16
MC68HC705J5ACP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HC05J5AJDW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16
MC68HRC705J5ACDW 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HRC05J5ADW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05J1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05J1A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ADW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers