參數(shù)資料
型號(hào): MC68HC05G3
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80
封裝: QFP-80
文件頁(yè)數(shù): 86/128頁(yè)
文件大?。?/td> 290K
代理商: MC68HC05G3
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Page 50
MOTOROLA
Section 5: RESET/ INTERRUPT STRUCTURE
MC68HC05G3 (705G4) Specification Rev. 1.1
5.2.3
KEY WAKE-UP INTERRUPT TIMING
A KWI interrupt request is internally latched and synchronized into the KWI circuit
immediately following the falling edge of the KWI source. If KWIE is set, following a delay
of one CPU cycle, it is latched into the CPU. If KWIE is not set, the KWI interrupt will be
pending until KWIE is set and then latched into the CPU one cycle later. If the interrupt
mask bit (I bit) is cleared, the KWI interrupt service routine, specified by the contents of
$3FF8:9, will be executed immediately after being latched by the CPU.
NOTE: If the KWIE is set while a KWI is pending, this interrupt is
serviced one instruction cycle following the register update. It is thus
advised to code as follows:
1) BSET KWIE,INTCR
turn on KWI interrupt
2) NOP
dummy instruction cycle
3) ( next instruction intended )
If a KWI interrupt is pending when the above code sequence is executed, instruction 1) will
enable the KWI interrupt, the KWI interrupt will be latched into the CPU during instruction
2) and the KWI interrupt service routine will be executed immediately before instruction 3).
5.2.4
TIMER 1 INTERRUPT
Three timer 1 interrupts (TOI, ICI, and OC1I) share the same interrupt vector at $FFF6 and
$FFF7. For more information, refer to 8.1 TIMER 1.
5.2.5
TIMER 2 INTERRUPT
Two timer 2 interrupts (TI2I and OC2I) share the same interrupt vector at $FFF4 and
$FFF5. For more information, see 8.2 TIMER 2.
5.2.6
SPI1 AND SPI2 INTERRUPTS
Two SPI (SPI1 and SPI2) transfer complete interrupts share the same interrupt vector at
$FFF2 and $FFF3. For more information, see SECTION 7 SERIAL PERIPHERAL
INTERFACE (SPI).
5.2.7
TB INTERRUPT
The time base interrupt uses the vector at $FFF0 and $FFF1. For more information, see
1.4.1.6 TIME BASE.
相關(guān)PDF資料
PDF描述
MC68HC705J5ACJP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP16
MC68HC705J5ACP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HC05J5AJDW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16
MC68HRC705J5ACDW 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HRC05J5ADW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05J1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05J1A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ADW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers