![](http://datasheet.mmic.net.cn/110000/MC68HC705G4_datasheet_3506447/MC68HC705G4_3.png)
Page iii
MOTOROLA
MC68HC05G3 (705G4) Specification Rev. 1.1
TABLE OF CONTENTS
SECTION 1
INTRODUCTION .............................................................. 1
1.1
GENERAL...................................................................................1
1.2
FEATURES.................................................................................1
1.3
MASK OPTIONS ........................................................................3
1.4
SYSTEM CONFIGURATIONS ...................................................6
1.4.1
OSCILLATORS AND CLOCK DISTRIBUTIONS ..................6
1.5
TST/VPP PIN.............................................................................16
1.5.1
SUMMARY OF INTERNAL REGISTERS AND I/O MAP ....17
1.5.2
OPTION MAP FOR THE I/O CONFIGURATIONS..............20
SECTION 2
MODES OF OPERATION .............................................. 27
2.1
GENERAL.................................................................................27
2.2
MODE ENTRY ..........................................................................27
2.3
SINGLE-CHIP MODE (SCM)....................................................28
2.4
SELF-CHECK/BOOTSTRAP MODE ........................................28
SECTION 3
MEMORY ....................................................................... 29
3.1
GENERAL.................................................................................29
3.2
RAM ..........................................................................................31
3.3
SELF-CHECK ROM (MC68HC05G3).......................................31
3.4
BOOT ROM (MC68HC705G4) .................................................31
3.5
MASK ROM (MC68HC05G3) ...................................................31
3.6
EPROM (MC68HC705G4)........................................................31
3.7
PROGRAMMING SEQUENCE.................................................32
3.7.1
PROGRAM CONTROL REGISTER (PCR) .........................32
SECTION 4
CPU CORE..................................................................... 33
4.1
REGISTERS .............................................................................33
4.1.1
ACCUMULATOR (A) ...........................................................33
4.1.2
INDEX REGISTER (X) ........................................................33
4.1.3
PROGRAM COUNTER (PC)...............................................33
4.1.4
STACK POINTER (SP) .......................................................34
4.1.5
CONDITION CODE REGISTER (CCR) ..............................34
4.1.6
HALF CARRY (H)................................................................34
4.2
INSTRUCTION SET .................................................................36
4.2.1
REGISTER/MEMORY INSTRUCTIONS .............................36
4.2.2
READ-MODIFY-WRITE INSTRUCTIONS ..........................37
4.2.3
BRANCH INSTRUCTIONS .................................................38
4.2.4
BIT MANIPULATION INSTRUCTIONS ...............................39
4.2.5
CONTROL INSTRUCTIONS ...............................................39
4.3
ADDRESSING MODES ............................................................40
4.3.1
IMMEDIATE ........................................................................40
4.3.2
DIRECT ...............................................................................40