MOTOROLA
Chapter 2. Transmitter
2-7
Functional Description
Data on the transmitter A interface is sent first, followed by transmitter B. Data on the
transmitter C is sent first, followed by transmitter D.
Link Multiplexer mode is enabled by asserting LME high.
2.3.1.4
Repeater Mode
Repeater mode configures the MC92610 into a 4-link receive-transmit repeater. In this
mode, the data to transmit is obtained from its receiver (transmitter A gets receiver A’s data,
transmitter B gets receiver B’s data, and so on). The transmit input signals, XMIT_x_7 -
XMIT_x_0, XMIT_x_K and XMIT_x_IDLE are ignored. Repeater mode is enabled by
asserting REPE high. See
Section 3.3.9 for more information on Repeater mode.
2.3.1.5
Transmit Interface Clock Configuration
The transmitter data interface operates at high frequency (up to 156.25MHz). In order to
ease development of devices that interact with the MC92610, all of its data interfaces are
source-synchronous. The data for each transmitter has its own dedicated clock input. This
allows the clock at the source of the data to be routed with the data ensuring matched delay
and timing. However, if per-transmitter clock sources are not available or deemed
unnecessary, all transmitters may be clocked by a common clock source. This is enabled by
asserting XMIT_REF_A high. When XMIT_REF_A is high, the XMIT_A_CLK becomes
the interface clock for all active transmitters.
The transmit interface clock inputs, XMIT_x_CLK, and the PLL reference clock,
REF_CLK_P/REF_CLK_N, inputs must be operated at exactly the same frequency.
However, there may be an arbitrary initial phase relationship between the PLL reference
clock and the transmit interface clocks. The phase relationship between the transmit
interface clock and the PLL reference clock is established after the internal PLL locks.
Once locked, the transmit data interface tolerates +180o of transmit interface clock phase
drift relative to the PLL reference clock.
Additionally, all of the MC92610’s data interfaces are DDR, except in Link Multiplexer
mode. DDR interfaces, in which the data is sampled and stored on the rising and falling
edges of the clock, reduces the clock frequency by 50 percent while maintaining
throughput.
The configuration assertings of the MC92610 affect the legal range of clock frequencies at
frequencies for all modes of operation.
2.3.1.6
8B/10B Encoder Operation
The 8B/10B Encoder encodes 8-bit data/control from the input register into 10-bit
transmission characters. The ANSI standard for Fibre Channel 8B/10B coding standard is
followed [1,2]. Running disparity is maintained and the appropriate transmission characters
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.