參數(shù)資料
型號(hào)： MSC8102M4000
廠商： MOTOROLA INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 32-BIT, 75 MHz, OTHER DSP, CBGA431
封裝： 20 X 20 MM, FLIP CHIP, CERAMIC, BGA-431
文件頁(yè)數(shù)： 11/96頁(yè)
文件大?。?/td> 1557K
代理商： MSC8102M4000
1-11
Direct Slave Interface, System Bus, and Interrupt Signals
IRQ7
DP7
DREQ4
Input
Input/
Output
Input
Interrupt Request 7
One of fifteen external lines that can request a service routine, via the internal interrupt
controller, from the SC140 core.
System Bus Data Parity 7
The agent that drives the data bus also drives the data parity signals. The value driven on
the data parity 7 pin should give odd parity (odd number of ones) on the group of signals
that includes data parity 7 and D[56–63].
DMA Request 4
Used by an external peripheral to request DMA service.
TA
Input/
Output
Transfer Acknowledge
Indicates that a data beat is valid on the data bus. For single-beat transfers, TA assertion
indicates the termination of the transfer. For burst transfers, TA is asserted eight times to
indicate the transfer of eight data beats, with the last assertion indicating the termination of
the burst transfer.
TEA
Input/
Output
Transfer Error Acknowledge
Assertion indicates a failure of the data tenure transaction.The masters within the
MSC8102 monitor the state of this pin. The MSC8102 internal bus monitor can assert this
pin if it identifies a bus transfer that does not complete.
NMI
Input
Non-Maskable Interrupt
When an external device asserts this line, it generates an non-maskable interrupt in the
MSC8102, which is processed internally (default) or is directed to an external host for
processing (see NMI_OUT).
NMI_OUT
Output
Non-Maskable Interrupt Output
An open-drain pin driven from the MSC8102 internal interrupt controller. Assertion of this
output indicates that a non-maskable interrupt is pending in the MSC8102 internal interrupt
controller, waiting to be handled by an external host.
PSDVAL
Input/
Output
Port Size Data Valid
Indicates that a data beat is valid on the data bus. The difference between the TA pin and
the PSDVAL pin is that the TA pin is asserted to indicate data transfer terminations, while
the PSDVAL signal is asserted with each data beat movement. When TA is asserted,
PSDVAL is always asserted. However, when PSDVAL is asserted, TA is not necessarily
asserted. For example, if the DMA initiates a double word (2
× 64 bits) transaction to a
memory device with a 32-bit port size, PSDVAL is asserted three times without TA and,
finally, both pins are asserted to terminate the transfer.
IRQ7
INT_OUT
Input
Output
Interrupt Request 7
One of fifteen external lines that can request a service routine, via the internal interrupt
controller, from the SC140 core.
Interrupt Output
Assertion of this output indicates that an unmasked interrupt is pending in the MSC8102
internal interrupt controller.
Notes:
1.
See the System Interface Unit (SIU) chapter in the MSC8102 Reference Manual for details on how to
configure these pins.
2.
When used as the bus control arbiter, the MSC8102 can support up to three external bus masters.
Each master uses its own set of Bus Request, Bus Grant, and Data Bus Grant signals (BR/BG/DBG,
EXT_BR2/EXT_BG2/EXT_DBG2, and EXT_BR3/EXT_BG3/EXT_DBG3). Each of these signal sets
must be configured to indicate whether the external master is or is not a MSC8102 master device. See
the Bus Configuration Register (BCR) description in the System Interface Unit (SIU) chapter in the
MSC8102 Reference Manual for details on how to configure these pins. The second and third set of
pins is defined by EXT_xxx to indicate that they can only be used with external master devices. The
first set of pins (BR/BG/DBG) have a dual function. When the MSC8102 is not the bus arbiter, these
signals (BR/BG/DBG) are used by the MSC8102 to obtain master control of the bus.
Table 1-5. DSI, System Bus, and Interrupt Signals (Continued)
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
MSC8122TVT6400 32-BIT, 400 MHz, OTHER DSP, PBGA431
MSC8122TVT4800V 32-BIT, 300 MHz, OTHER DSP, PBGA431
MSC8122MP8000 32-BIT, 500 MHz, OTHER DSP, PBGA431
MSC8144ETVT800B 133 MHz, OTHER DSP, PBGA783
MSC8144EVT1000A 133 MHz, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8102M4400 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102RM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102UG 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8103 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8103/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*