參數(shù)資料
型號: MSC8102M4000
廠商: MOTOROLA INC
元件分類: 數(shù)字信號處理
英文描述: 32-BIT, 75 MHz, OTHER DSP, CBGA431
封裝: 20 X 20 MM, FLIP CHIP, CERAMIC, BGA-431
文件頁數(shù): 15/96頁
文件大?。?/td> 1557K
代理商: MSC8102M4000
1-14
GPIO, TDM, UART, and Timer Signals
1.6 GPIO, TDM, UART, and Timer Signals
The general-purpose input/output (GPIO), time-division multiplexed (TDM), universal asynchronous
receiver/transmitter (UART), and timer signals are grouped together because they use a common set of
signal lines. Individual assignment of a signal to a specific signal line is configured through internal
registers. Table 1-7 describes the signals in this group.
Table 1-7. GPIO, TDM, UART, and Timer Signals
Signal Name
Type
Description
GPIO0
CHIP_ID0
Input/
Output
Input
General-Purpose Input Output 0
One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two
dedicated outputs.
Chip ID 0
Determines the chip ID of the MSC8102 DSI. It is sampled on the rising edge of PORESET
signal.
GPIO1
TIMER0
CHIP_ID1
Input/
Output
Input/
Output
Input
General-Purpose Input Output 1
One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two
dedicated outputs.
Timer 0
Each signal is configured as either input to or output from the counter. See the MSC8102
Reference for configuration details.
Chip ID 1
Determines the chip ID of the MSC8102 DSI. It is sampled on the rising edge of PORESET
signal.
GPIO2
TIMER1
CHIP_ID2
Input/
Output
Input/
Output
Input
General-Purpose Input Output 2
One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two
dedicated outputs. For details, refer to the MSC8102 Reference Manual.
Timer 1
Each signal is configured as either input to or output from the counter. For the
configuration of the pin direction, refer to the MSC8102 Reference Manual.
Chip ID 2
Determines the chip ID of the MSC8102 DSI. It is sampled on the rising edge of PORESET
signal.
GPIO3
TDM3TSYN
IRQ1
Input/
Output
Input/
Output
Input
General-Purpose Input Output 3
One of 32 GPIO pins used as GPIO or as one of two dedicated inputs or one of two
dedicated outputs. For details, refer to the MSC8102 Reference Manual GPIO programing
model.
TDM3 Transmit Frame Sync
Transmit frame sync for TDM 3.
Interrupt Request 1
One of fifteen external lines that can request a service routine, via the internal interrupt
controller, from the SC140 core.
相關(guān)PDF資料
PDF描述
MSC8122TVT6400 32-BIT, 400 MHz, OTHER DSP, PBGA431
MSC8122TVT4800V 32-BIT, 300 MHz, OTHER DSP, PBGA431
MSC8122MP8000 32-BIT, 500 MHz, OTHER DSP, PBGA431
MSC8144ETVT800B 133 MHz, OTHER DSP, PBGA783
MSC8144EVT1000A 133 MHz, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8102M4400 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102RM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102UG 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8103 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8103/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor